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SUMMARY
The objective of this research is to comprehensively compare bulk accumulation
and inversion MOSFETs, and find application areas where each is superior. Short channel
effect (SCE) models for accumulation and inversion MOSFETs are derived that accurately
predict threshold voltage, subthreshold swing, and subthreshold current. A source/drain
junction depth dependent characteristic length is derived that can be used to rapidly assess
the impact of junction depth scaling on minimum channel length. A fast circuit simulation
methodology is developed that uses physically based I-V models to simulate inversion and
accumulation MOSFET inverter chains, and is found to be accurate over a wide range of
supply voltages. The simulation methodology can be used for rapid technology optimization,
and performance prediction. Design guidelines are proposed for accumulation MOSFET de-
sign; the guidelines result in a low process sensitivity, low SCE, and a subthreshold current
less than the allowable limit. The relative performance advantage of accumulation/inversion
MOSFETs is gate-technology dependent. In critical comparisons, on-current is evaluated
by means of a full band Monte Carlo device simulation. Gate-leakage, and band-to-band
tunneling leakage at the drain-substrate region are included in the performance analysis.
For mid-bandgap metal gate, accumulation MOSFETs perform better than inversion MOS-
FETs for hi-performance (HiP) and low-operating power (LOP) applications. For tunable
metal gate technology, inversion MOSFETs always perform better than accumulation MOS-
FETs. For dual poly technology, accumulation MOSFETs perform better than inversion
MOSFETs for low standby power (LSTP) applications. A comprehensive scaling analysis
has been performed on accumulation and inversion MOSFETs using both SCE models and
2-D simulations. Results show that accumulation MOSFETs can scale better than inversion






Device miniaturization reduces the physical dimensions of devices, thereby increasing the
density of devices on a die. Miniaturization not only results in increased functionality
on a chip but also improved performance. The International Technology Roadmap for
Semiconductors (ITRS) [1] predicts feature sizes as small as 13nm by 2016. ITRS groups
application areas into low standby power (LSTP), low operating power (LOP) and high-
performance (HiP). The on-current (ION ) and off-current (IOFF ) requirements of these
application areas are shown in Table 1. Device scaling results in a number of effects, some
classical and others quantum mechanical. Proper modeling of these effects is quintessential
in achieving optimal performance for future technology.
Important classical effects arising from device scaling include threshold voltage rolloff,
drain induced barrier lowering (DIBL), and subthreshold swing (S) rollup. These effects
considerably degrade device performance and limit device scaling. Quantum mechanical
(QM) effects arising as a result of scaling include quantization of electron energy in the
channel; and tunneling leakage at the gate-channel, gate-overlap, and drain-substrate re-
gions. These effects tend to degrade the device performance. Non-local carrier transport
becomes important in short channel length MOSFETs, resulting in performance improve-
ment by means of velocity overshoot [2].
Table 1: ITRS application areas and their ION , and IOFF requirements.
application ION IOFF
(µA/µm) (nA/µm)
Low standby power (LSTP) 400 0.001
Low operating power (LOP) 600 0.3-0.7
High-performance (HiP) 900 300-1000
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The goal of the proposed research is to comprehensively compare bulk accumulation and
inversion devices in order to assess their scalability for gigascale integration. Both physical
models and numerical simulations are used to compare the devices. Physically based device
models allow physical insight into device scaling phenomena, rapid optimization, and circuit
simulation. Numerical device simulations allow inclusion of non-uniform doping, QM effects,
and non-local carrier transport.
1.2 Background
Bulk MOSFETs can be divided into two broad categories: accumulation type, where the
current flow arises from majority carriers, and inversion type, where the current flow arises
from minority carriers. The various bulk MOSFET structures are shown in Fig. 1. Based
on the vertical doping profile, inversion FETs can be further classified into uniformly doped
surface channel inversion (UD-SCI) FETs, and retrograde doped surface channel inversion
(RD-SCI) FETs. The RD-SCI FET is also known as low impurity channel transistor (LICT)
[3], atomic layer doped (ALD) transistor [4], super steep retrograde (SSR) doped FET [5], or
epi-MOSFET [6]. The main difference between UD-SCI and RD-SCI FETs is the existence
of a lightly doped layer in the RD-SCI device.
The accumulation FET can be further classified into surface channel accumulation
(SCA) FET, and buried channel accumulation (BCA) FET. The main difference between
BCA and SCA devices is the location where the channel first opens. BCA FET conduction
starts in a neutral buried channel, and with increasing applied gate bias, subsequently ex-
tends to an accumulated surface layer. On the other hand, SCA FET conduction is limited
to a surface accumulation layer. BCA devices normally have highly doped/deep implant
layers that prevent the extension of the bulk depletion region all the way to the surface;
SCA devices are characterized by lightly doped/shallow implant layers that allow the ex-
tension of the bulk depletion region all the way and beyond the Si/SiO2 interface. As a
result, the BCA device can be designed to achieve a low threshold voltage (VT ), while the
SCA device’s lower VT boundary is the flat-band voltage (VFB). The channel (or tub) and
well (or substrate) doping types of various FET types are shown in Table 2.
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Figure 1: Vertical profile of bulk MOS devices. (a) Uniformly-Doped Surface Channel
Inversion (UD-SCI). (b) Retrograde-Doped Surface Channel Inversion (RD-SCI). (c) Buried
Channel Accumulation (BCA), Surface Channel Accumulation (SCA), and Fermi-Threshold
FET (FF).
Table 2: Channel and well doping for different n-FET types.
device channel/tub-doping substrate/well doping
UD-SCI p-type (NA ) p-type (NA )
RD-SCI p-type (N−A ) p-type (NA )
BCA/SCA n-type (ND ) p-type (NA )
The SCI device is the conventional MOSFET [7] commonly used since the inception
of MOS technology. BCA/SCA FETs too date back to the beginning of MOS technology
[8],[9]. BCA/SCA FETs on insulating substrates [9] were introduced at about the same
time as SCI silicon on insulator (SOI) FETs. In single-poly CMOS technology, the n-
channel device is generally an SCI device, while the p-channel device is BCA/SCA type. To
avoid buried channel operation and the resultant SCE increase [10], dual poly technology
was introduced to make both n-MOS and p-MOS devices to be SCI type. But p+ poly
gates (used for SCI p-MOSFETs) have problems of Boron penetration [11]; and dual poly
technology results in increased process complexity, and reduced circuit density compared to
single-poly technology. So accumulation FETs are still used in poly gate CMOS technology
[12]-[16]. Accumulation FETs are also used in mid-bandgap metal gate CMOS [17], where
the same metal gate is used for both n-MOS and p-MOS FETs.
The lightly doped layer in the RD-SCI FET introduces extra degrees of freedom in device
optimization. For a given threshold voltage (VT ), the RD-SCI FET is believed to exhibit
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lower short channel effects (SCE) compared to the UD-SCI FET [18]. The RD-SCI FET is
also believed to result in better current drive capability as a result of low channel doping
[19]. However, other studies show that the RD-SCI FET has only a marginal advantage
over the UD-SCI FET in terms of drive current [20].
Many modifications have been proposed to the original SCI MOSFET structure in order
to overcome SCE. Reducing the source/drain (S/D) junction depth [21] is an important way
of minimizing charge sharing and thus SCE. However, ultra-shallow source/drain junctions
result in increased source/drain resistance (rsd) [22] and thus degrade ION . In order to
achieve both ultra-shallow junctions and low rsd, the grooved-gate MOSFET [23], electri-
cally induced source/drain extension MOSFET [24],[25], and raised source/drain MOSFET
[22], [26] have been introduced. In order to reduce the source resistance (Rs, which has a
greater impact on ION than the drain resistance, Rd [27]), asymmetric source/drain struc-
tures have been introduced [28]. Another method of reducing SCE in structures with deep
S/D junctions is to use dielectric pockets [29]. SiGe was used in the S/D regions to fabricate
sub-100nm SCI p-MOSFETs with ultra-shallow S/D extensions and good ION [30]. All the
modifications mentioned above can be easily applied to accumulation FETs. S/D engineer-
ing is not considered in this work since it has a similar impact on both accumulation and
inversion FETs.
Another way of controlling SCE in inversion FETs is to introduce halos [31], [32] below
the S/D region. Halos are high-concentration implants that reduce charge sharing resulting
from S/D regions. In an accumulation FET too, halos reduce SCE [33]. Because of the
complexity of analytically modeling non-uniform channel doping in the lateral direction,
halo-doped MOSFETs are analyzed using 2D numerical simulations in this work. Asym-
metric halos have been proposed to take advantage of velocity overshoot [28] in scaled
MOSFETs and to improve analog performance [34].
Another way of to improve MOSFET performance is to operate it at a low temperature.
The important effects of reducing the operating temperature are a reduction in S and an
increase in channel mobility (µ). There is also an increase in saturation velocity (vsat) and




There are reportedly many advantages of accumulation FETs. The low vertical field in the
channel region of the accumulation device when operating in buried channel mode results
in increased mobility with respect to its SCI counterparts [36]. In addition, the low implant
doping concentration in the SCA device will also result in high mobility. The Fermi FET, a
device that attempts to take advantage of both these characteristics, has been proposed in
[37] and analyzed through simulations in [38]. In this device, the substrate depletion region
extends exactly to the surface resulting in minimal vertical electric field in the channel.
Its threshold voltage is determined only by the flat band voltage (VFB) and the built-in
potential of the substrate-channel p-n junction (φbi) [37]. Thus, VT is independent of oxide
thickness. The Fermi FET can be identified as the boundary between the BCA and SCA
device. It was also determined in [37]-[39] that this device yields the minimum long-channel
subthreshold swing possible in bulk devices. Hence, in the search for the optimal bulk
device for deep-submicron operation, the Fermi FET will be carefully considered. However,
alternate gate materials [40] will be needed to obtain low VT SCA/FF devices as a result of
the flat-band limitation.
The accumulation FET has been reported to have a higher breakdown voltage [36] and
reduced hot-carrier generation [41] compared to SCI FETs. The SCI FET has a higher 1/f
noise because of interface states, whereas the BCA FET conducts partially or completely
in the bulk and thus has a lower 1/f noise [42].
Since the channel region is doped the same type as the source/drain (S/D) region, the
lateral electric field at the source/drain junction is smaller in accumulation FETs compared
to inversion FETs [43]. This might lead to accumulation FETs being able to scale to lower
channel lengths compared to inversion FETs. Due to a lower vertical field, QM VT shift
can be expected to be lower in accumulation FETs. Also, because of a lower source/drain-
substrate area, accumulation FETs are expected to have a lower junction capacitance when
compared to a similar inversion FET structure. The RD-SCI FET has a low dopant induced
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VT fluctuation because of its near-intrinsic channel [44]. Since the SCA FET too has a low
channel doping, it is expected to show a similar dopant-induced VT fluctuation behavior.
Only a few publications have made clear the distinction between BCA and SCA thresh-
old voltage design [39],[45]-[47]. Although the SCA FET has a lower S and lower SCE
compared to the BCA FET, few publications emphasize operation of the accumulation
FET as an SCA FET [38]-[39],[47]. In addition, existing guidelines for design of accumu-
lation FETs to operate as SCA devices are based on 1-D theory [38]-[39],[47]. and do not
hold good for short channel devices. New design guidelines based on 2-D theory are needed
for designing accumulation FETs so that they operate as SCA devices.
Previous comparisons between accumulation and inversion FETs have yielded conflict-
ing results and have many shortcomings, primarily because of the limited design space
considered [10]-[11],[38], [48] -[52]. In addition, many comparisons are for longer channel
lengths and thicker oxides [10],[38],[49], where quantum mechanical effects and non-local
carrier transport are not significant. In present day devices, both these effects are extremely
important, and a re-evaluation of the comparison is needed in such scaled devices. In [11],
accumulation FETs with ultra-shallow channel implants are found to be superior to inver-
sion FETs. In [38], SCA FETs are found to be superior to SCI FETs. In [50] and [51], the
comparisons are limited to that between metal-gate accumulation and poly-gate inversion
FETs, and both find the poly-gate inversion FET to be superior to the accumulation FET.
In [10], only hi-performance poly-gate accumulation and inversion FETs are compared, and
inversion FETs are found to be scalable to lower supply voltages than accumulation FETs.
In [52], a single tub-depth (yi) and substrate doping (NA) value are considered in evaluat-
ing the accumulation FET, and the accumulation FET is found to be less scalable than the
inversion FET. This work attempts to compare accumulation and inversion MOSFETs for
a variety of applications, gate materials and power supply voltages.
1.4 Organization
The rest of the dissertation is organized as follows. In Chapter II, a threshold voltage (VT )
rolloff model is proposed that works for both deep junction and shallow junction devices. A
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source/drain junction depth dependent characteristic length is proposed that can be used
to rapidly assess the impact of junction depth scaling on VT rolloff. Then, long channel
threshold voltage of accumulation FETs is derived. In Chapter III, subthreshold swing of
accumulation and inversion MOSFETs is derived by using the volume inversion principle.
Using the Swanson-Meindl methodology, a subthreshold current model for accumulation
MOSFETs is developed.
In Chapter IV, a circuit simulation methodology is proposed that is applicable to all
FET types, uses physically based I-V models, and is applicable over a wide range of supply
voltages. The simulation method can be used for rapid optimization, and predictive circuit
modeling.
In Chapter V, design guidelines based on 2-D models are presented on how to design
an accumulation FET so that it has a low subthreshold swing and SCE. Surface channel
accumulation operation is stressed not only to avoid the high SCE resulting from buried
channel operation, but also high process sensitivity and high dopant fluctuation effect.
In Chapter VI, metal gate accumulation and inversion FETs are evaluated. It is found
that in long channel regime, the Fermi-FET has the minimum subthreshold swing. In the
short channel regime, accumulation FETs have higher SCE than inversion FETs if the gate
work-function is tunable.
In Chapter VII, poly gate accumulation and inversion FETs are compared. It is found
that accumulation FETs achieve a high VT with a low channel doping; this results in a
better channel mobility compared to inversion MOSFETs. Accumulation MOSFETs are
also found to have a better subthreshold swing, a lower gate-channel tunneling current, and
a lower band-to-band tunneling current at the drain-substrate junction.
In Chapter VIII, Monte Carlo simulations are used to accurately evaluate the per-
formance advantage of mid-bandgap metal gate accumulation MOSFETs. Accumulation
MOSFETs are found to perform better than inversion MOSFETs for LOP and HiP ap-
plications. In Chapter IX, scaling limits for accumulation and inversion MOSFETs are
evaluated. Both 2-D simulations and SCE models are used to derive the minimum channel




2.1 Threshold Voltage Rolloff of Uniformly Doped SCI MOS-
FETs
2.1.1 Introduction
MOSFET scaling is progressing into the nanometer range. ITRS 2002 [1] projects a channel
length of 18 nm for the year 2010. The junction depth for this technology is projected to be
15 nm. Historically, devices have been of a deep junction type, where d < yj , with d being
the minimum channel depletion depth and yj being the source/drain junction depth. But
scaling theory [21] clearly shows that using deep junctions results in increased SCE. So ultra-
shallow junction technology is being pursued as one of the key methods of controlling SCE
in extremely scaled MOSFETs. In ultra shallow junction MOSFETs, the minimum channel
depletion depth is comparable to or greater than the junction depth. Most MOSFET
threshold voltage (VT ) models proposed to date only hold good for deep junction devices
and do not model the impact of junction depth on SCE [53]-[58]. Charge sharing models
were used to obtain the VT rolloff in [53], and such models become less accurate at short
channel lengths. Ratnakumar and Meindl [54] reduced the 2-D Poisson equation to an
equivalent Laplace equation and solved it as a series solution. Liu [55] solved the quasi-2-D
Poisson equation to obtain the channel potential. Suzuki [56] used a method similar to that
in [57] and introduced a channel depletion depth parameter to model the effective depletion
depth. Pang [58] used the quasi-2-D Poisson equation to model pocket MOSFETs. A few VT
rolloff models proposed to date include junction depth dependency but are not accurate for
intermediate and shallow junction devices [47],[59]-[60]. Pimbley [59] used the variational
approach to find VT rolloff. Nguyen [60] considered cylindrical junctions and the equations
are too complex to provide clear physical insight. Austin [47] used an approach similar to
that in [54].
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Existing circuit simulators mostly use BSIM4 models [61] to model bulk MOSFETs;
the BSIM4 models use Liu’s [55] VT rolloff model which holds good only for deep junction
devices. The lack of a physically based, junction depth dependent, VT rolloff model in
BSIM4 would necessitate more fitting parameters and more parameter binning for future
technology. This in turn would increase the time required to extract device parameters and
impede scalability.
A compact VT model is proposed that holds good for both shallow and deep junction
MOSFETs. The model provides a junction depth dependent scale length that can be used
to rapidly assess the impact of source/drain scaling on minimum channel length (Lmin).
The model is physically based and is extremely useful for device optimization, technology
prediction, and circuit simulation.
First, the solution methodology is introduced along with the boundary conditions used.
The proposed model and some previously published models are then compared with 2-D
numerical simulations. Finally, a junction depth dependent scale length is proposed, and
Lmin extracted from this scale length is compared with ITRS 2002 projections.
2.1.2 Model
Evanescent mode analysis is used to solve the 2-D Poisson equation. The device analyzed in
this section has a uniform doping (NA) in the channel and substrate. The analysis will be
extended to devices with non-uniform doping in the depth direction, like retrograde doped
MOSFETs and buried channel MOSFETs, in the next few sections. In the subthreshold











The above equation is solved by the method of superposition [54] by assuming ψ(x, y) =
U(y) + φ(x, y), where U(y) is the solution to the 1-D Poisson equation and φ(x, y) is the
solution to the 2-D Laplace equation. φ(x, y) can be thought of as the source/drain effect
on the overall potential. The boundary conditions for ψ(x, y), U(y), and φ(x, y) are shown
in Tables 3 and 4. U(y) is solved by double integration. φ(x, y) is solved by separation of
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φ(x, d) = 0 (5)
Only one of (4) or (5) is needed for evaluating λ. Ratnakumar [54], Pimbley [59] and
Liu [55] assume the bottom boundary condition to be (4), whereas Frank [62] uses (5). This
work clarifies which of the two boundary conditions needs to be used to accurately model








Table 3: Boundary conditions for ψ(x, y); the depletion depth at the source/drain is
denoted by ds/dd, and the built-in potential between the source/drain and substrate is
denoted by ψbi.
Left 0 ≤ y ≤ yj ψbi − VBS








Right 0 ≤ y ≤ yj ψbi − VBS + VDS








Top 0 ≤ x ≤ L ∂ψ(x,0)∂y
= Coxεs (VG − VFB − VBS − ψ(x, 0))
Bottom 0 ≤ x ≤ L ψ(x, d) = 0
∂ψ(x,d)
∂y = 0
Table 4: Boundary conditions for U(y) and φ(x, y).
U(y) φ(x, y)
Left 0 ≤ y ≤ yj - φbi − VBS








Right 0 ≤ y ≤ yj - ψbi − VBS + VDS








Top 0 ≤ x ≤ L ∂U(0)∂y
∂φ(x,0)
∂y
= Coxεs (VGS − VFB − VBS − U(0)) =
Cox
εs




























. Cn and Dn are evaluated from the left and right boundary
conditions. To enable an analytical solution for VT rolloff, φ(x, y) is approximated by a single
term solution. This approximation works very well since the terms involving higher order λ’s
decay rapidly1. VT rolloff is determined as follows: short channel VT is determined from the







is the bulk Fermi level. The short channel VT is subtracted from the long channel VT
(VTlong = VG|U(0)=2φF ) to yield the threshold voltage shift, ∆VT .
Assuming λ1L >> 1 and xm = L/2 (xm is the x-coordinate of the location of the mini-
mum potential) enables a compact VT rolloff expression that can provide physical insights.
∆VTapprox =
[χ1(ψbi, yj) + χ1(ψbi + VDS , yj)] .exp(−λ1L/2)
κ1 − 2exp(−λ1L/2)
(9)
The various terms in the above equation are as shown in Table 5. The assumption, xm =
L/2, does not work well when DIBL is high. When VDS is greater than a few tenths of a volt,
the exact expression for ∆VT (shown in Table 5) would have to be used. The approximate
expression for ∆VT , (9), is similar to that in [47]. However, the χ1 term is different because
of the different boundary condition used in this work.
2.1.3 Results and Discussion




, along with 2-D numerical simulations
[63], on a VT vs. junction depth plane. It can be seen that for the deep junction case
(d << yj), the ∆VT model using λ
′
works better than that using λ
′′
; for ultra shallow
junctions (d >> yj), the reverse is true. For cases where d ≈ yj , neither the VT rolloff
model using λ
′
nor that using λ
′′
gives a good match with simulations.
1A multiple term solution would have to be considered if SCE is very high. Such a scenario occurs usually
when ∆VT > 200mV , at which point the device has too high a SCE and ceases to be of interest to the device
engineer.
12
Table 5: Expression for ∆VT .
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χ(V, yj) = A1(V ) +B1(V, yj)
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Figure 3: Threshold voltage versus junction depth. L = 65 nm, NA =2x10
18 cm−3,
tox = 1.5 nm, VDS = 1.0 V . The long channel depletion depth for this device is 30 nm.
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The physical explanation for such a behavior is as follows. For the deep junction case,
assuming (5) as the bottom boundary would mean that the source/drain potential is forced
to go to zero at y = d. In reality, the source (drain) potential is fixed at y = d, and is equal
to ψbi (ψbi+VDS); here, ψbi is the built-in potential between the source/drain and substrate.
Assuming (5) as the bottom boundary would underestimate the effect of source/drain on
channel potential and thus would underestimate VT rolloff. Near the source/drain, at y = d,
the field in the y-direction is zero. Assuming (4) as the bottom boundary causes the
source/drain potential to be fixed to ψbi/(ψbi+VDS) at y = d, and thus is a better boundary
condition to apply. For the shallow junction case, assuming (5) as the bottom boundary is
more accurate since the source/drain potential would have almost decayed to zero at y = d.
If (4) is assumed as the bottom boundary, the source/drain potential would be fixed to
ψbi/(ψbi + VDS) at y = d, and this would cause an overestimation of VT rolloff.









would be needed. A function is proposed that does the necessary superposition:
λeq = (λ








It can be seen that when yj >> d, λeq ≈ λ
′
and when yj << d, λeq ≈ λ
′′
. When yj = d,




. When VT obtained by using λeq is plotted against yj ,
Fig. 3, it can be seen that the model now agrees well with simulation results over all yj .
When d À tox, (10) can be simplified by noting that λ
′′
n ≈ (π + (n − 1)π)/(d + 3tox), and
λ
′
n ≈ (π/2+ (n− 1)π)/(d+3tox). It is to be noted that the proposed ∆VT model only uses
the primary eigen value (λeq1).
In the proposed model, the minimum channel depletion depth value used is that of a
long channel MOSFET. When the source/drain depletion depth is comparable to channel
length, the average depletion depth in the channel is considerably greater than the long
channel depletion depth. In such a situation, the proposed model will not work well. But



















Figure 4: VT versus L for a deep junction device; yj = 70 nm, NA =1x10
18 cm−3,
tox = 1.5 nm, VDS = 0.05 V . The minimum channel depletion depth for this device is 35
nm.
Fig. 4 shows VT vs. L for the deep junction case. For comparison, models of Ratnaku-
mar, Liu and Suzuki are also shown. Ratnakumar’s and Suzuki’s models agree well with
simulation results. Liu’s model, with η = 1, severely underestimates rolloff. If λ
′
is used in
Liu’s model instead of 1/l, then a good match is seen with the 2-D simulations. Also shown
in the figure is the proposed model, which agrees well with simulations.
Fig. 5 shows VT vs. L for the shallow junction case. It can be seen that the proposed
model agrees well with simulations. Ratnakumar, Liu and Suzuki assume a deep junction
in their models and their models cannot predict the effect of yj on VT . So a poor match is
seen between their models and simulations.
Fig. 6 shows the proposed model versus simulations for various yj , in the VT vs. L
plane. It can be seen that for all cases, the model agrees well with simulations. λeq1 can
be used as a junction depth dependent scale length. Fig. 7 shows the universal VT rolloff
curve generated by plotting rolloff versus L.λeq1 . The rolloff data is generated for various


















Figure 5: VT versus L for a shallow junction device; yj = 20 nm, NA =1x10
18 cm−3,
tox = 1.5 nm, VDS = 0.05 V . The minimum channel depletion depth for this device is 35
nm.
that λeq1 can be used as a junction depth dependent scale length. This scale length can
be used to rapidly analyze the minimum channel length for a given tox, yj and NA. The
relationship between Lmin and λeq1 is calibrated using ITRS 2002 parameters for the year
2002. It is found that Lmin = 3.46/λeq1 . Using this relation, Lmin is extracted for various
technology generations from 2003-2007 and compared with the ITRS projections, Fig. 8.
A close correlation is seen between Lmin predictions by the model, and ITRS projections.
2.2 Threshold Voltage Rolloff of Accumulation MOSFETs
2.2.1 Introduction
Most previous work on accumulation MOSFET modeling have been limited to 1-D analyses
[64]-[65]. A threshold voltage (VT ) rolloff model for buried-channel MOSFETs is proposed
in [66], but uses fit parameters, and thus cannot be used for predictive modeling; also,
charge sharing principle is used to model drain-induced barrier lowering, and the method is
not accurate for short channel lengths. Austin [47] proposed a source/drain junction depth



















Figure 6: VT vs. L for different junction depths; NA =1x10
18 cm−3, tox = 1.5 nm,
VDS = 1.0 V . The minimum channel depletion depth for this device is 35 nm.












yj : 20nm to 50nm








Figure 7: VT vs. L.λeq1 for various device parameters.
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year/LMIN    ITRS    model
2003        45      43
2005        32      33










ox values are taken from ITRS 2002
recommendations for the particular generation.
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for intermediate and shallow junction devices. An accurate, source/drain junction depth
dependent, VT rolloff model for bulk accumulation MOSFETs is proposed, and verified
against 2-D simulations.
2.2.2 Long Channel Threshold Voltage
The long-channel threshold voltage (VTlong) of accumulation MOSFETs has been derived
previously in various works [47], [64]. But existing VTlong models do not agree well with
simulations. Thus, there is a need to look at the derivation of VTlong for accumulation
MOSFETs. The device analyzed is shown in Fig. 9. In the subthreshold regime, the 1-D










; 0 < x < L, yi < y < d
(11)














(y − d)2 yi ≤ y ≤ d
The expression for the minimum channel depletion depth (d) is shown in Table 6. The long
channel threshold voltage (VTlong) is obtained from U(y) by finding the gate voltage that







is the bulk Fermi level. For SCA MOSFETs,



















where VFB is the flat-band voltage, and Cox = εox/tox is the oxide capacitance. For BCA
MOSFETs,





























Figure 9: Accumulation n-FET structure and terminology.
For the Fermi MOSFET (which is the boundary between the BCA and SCA FET), VTlong
is simply given by VFB +2φF . For SCA MOSFETs (and inversion MOSFETs), the vertical


















is the built-in potential between the tub and the substrate. This definition results in a non-
monotonic dependency of VTlong on channel doping, Fig. 10. It can be seen that the VTlong
model based on the definition in [47] does not agree well with 1-D simulation results. On the
other hand, the proposed VTlong definition (VT = VG|U(ych)=2φF ) agrees well with simulation
results2, Figs. 10 and 11. It can be seen that as yi increases, the mismatch between the
VTlong model and simulations increases. As yi increases, the electrons spread more into the
depth direction; an integration of the inversion charge in the depth direction would then






























Figure 10: Verification of long channel threshold voltage model with 1-D simulations;
NA =7x10
17 cm−3, and tox = 1.5 nm.
give an accurate estimate of VTlong . Appendix A shows how to extend the threshold voltage
model to devices with deep tub-depths, and high SCE (∆VT > 200 mV ). It will be seen
in later sections that for yi > 30 nm, SCE is very high in accumulation FETs; thus the
proposed compact model is sufficient for devices analyzed in this work.
2.2.3 Threshold Voltage Rolloff Model
The device analyzed is shown in Fig. 9. In the subthreshold region, the tub (ND) and
part of the substrate (NA) are depleted of mobile carriers; the potential distribution in the













; 0 < x < L, yi < y < d
L is the effective channel length, and yi is the tub-depth. (16) is solved by the method of
superposition [54]:





























Figure 11: Verification of long channel threshold voltage model with 1-D simulations;
NA =1x10
18 cm−3, and tox = 1.5 nm.
where U(y) is the solution to the 1-D Poisson equation and φ(x, y) is the solution to the
2-D Laplace equation. φ(x, y) can be thought of as the source/drain effect on the overall













Cn and Dn are evaluated from the boundary conditions, and are as shown in Table 6. The









are superimposed to obtain λ, Table 6.
From the 2-D potential, an expression for the short-channel threshold voltage shift
(∆VT ) is obtained as follows: the minimum potential point (xm, ych) is calculated from
∂ψ(xm,ych)
∂x = 0; then the gate voltage that gives ψ(xm, ych) = 2φF is the threshold voltage
of the device. The difference between this threshold voltage and the long channel threshold
voltage (VTlong) is the short-channel threshold voltage shift (∆VT ). To enable an analytical
solution for VT rolloff, φ(x, y) is approximated by a single-term solution. This approximation







1− χ1(ψbi, yj)χ1(ψbi + VDS , yj)
[χ1(ψbi, yj) + χ1(ψbi + VDS , yj)]Γ.Θ
}
(19)
where the various terms are shown in Tables 6 and 7. The tables also show how to extend
the threshold voltage rolloff model to uniformly doped (UD) SCI MOSFETs, and retrograde
doped (RD) SCI FETs. Fig. 12 compares the proposed threshold voltage rolloff model with
2-D simulations [67]. The model is seen to work well in predicting threshold voltage rolloff
of both SCA and BCA MOSFETs.
2.3 Summary
A compact threshold voltage rolloff model has been proposed that accurately models the
effect of junction depth on threshold voltage rolloff. The model is physically based, and
is useful for device optimization, technology prediction, and circuit simulation. The model
provides a scale length which can be used to rapidly analyze the impact of junction depth
scaling on minimum channel length. The model is applicable to both inversion and accu-
mulation MOSFETs, and thus allows easy comparison between the two MOSFET types.
23
Table 6: VT rolloff expression for accumulation and inversion FETs.
[UD-SCI: NT = −NA, NW = NA, yi = 0; RD-SCI: NT = −N−A , NW = NA; SCA/BCA/FF:
NT = ND, NW = NA]
All Cases:
Dn =

































−[X1(ΨbiS , yj) + X1(ΨbiD + VDS, yj)] exp(−λ1L2 )F(ych)
K1 − 2 exp(−λ1L2 )F(ych)
Γ =
exp(−λ1L/2)F (ych)
κ1 + 2exp(−λ1L/2)F (ych)
X1(V, yj) = A1(V) |VGS=VTlong +B1(V, yj)































































Table 7: VT roll-off for accumulation and inversion devices.
yj > yi; d < yj B1(V, yj) =
[









yj > yi; d > yj
































































































































Figure 12: Threshold voltage rolloff for SCA and BCA MOSFETs: model vs. 2-D simu-
lations; L = 45 nm, tox = 15 Å, yj = 12 nm, and VDS = 1.0 V for both SCA, and BCA
MOSFETs. For the SCA FET, NA =2x10
18 cm−3, ND =1x1017 cm−3, and yi = 10 nm.
For the BCA MOSFET, NA =1x10





Static power in gigascale systems is becoming increasingly important, especially in portable
systems. Subthreshold swing (S) is an indicator of how well the device can be turned off, and
is important in predicting the subthreshold current. Existing models for S in the literature
are either semi-empirical [61], [68] or when physical, are applicable only for relatively longer
channel lengths [47]. Also, existing S models do not accurately model junction depth effects.
An accurate subthreshold swing model is proposed that holds good for both accumulation
and inversion MOSFETs. Existing off-current models for accumulation MOSFETs use fit
parameters [69]-[70], and thus, are not suitable for predictive modeling. A subthreshold cur-
rent model for accumulation MOSFETs is proposed based on the Swanson-Meindl approach
for inversion MOSFETs.
3.2 Subthreshold Swing Model





in the subthreshold region (VG < VT ). The drain current ID is dependent on the minimum
potential point in the channel (assuming a charge sheet). Thus, ID ∝ n, where carrier
concentration n is given by n = eβ(ψmin−φFn). ψmin(y) is the minimum potential, and can
be extracted from the 2-D potential derived earlier in this work; φFn is the quasi-Fermi





Comparison of the above model for S with 2-D simulations [63] is shown in Fig. 13, for an
RD-SCI device. It can be seen that the point-derivative model fails to capture the steep
27
subthreshold swing rollup of short channel length MOSFETs.
Fig. 14 plots electron concentration vs. distance from the Si− SiO2 interface. Defining
the inversion layer thickness (ILT) as the depth at which the electron concentration has
decayed by two orders of magnitude from its peak value, it can be seen that the 100 nm
device has an ILT of 2nm, while the 40 nm device has an ILT of 4nm; the 30 nm device
has an ILT of around 7 nm. It can be seen that as the channel length is decreased, even
the classical distribution of electrons occupies a reasonable depth below the semiconductor-
oxide interface, and the assumption of inversion layer thickness to be zero is invalid. This
is the same situation that Chen et al [71] faced in their work on double gate (DG) FET
modeling - the DG-FETs have volume inversion and thus the electron concentration has to
be integrated over the device depth to calculate S. A similar approach can be adopted for
bulk devices.
When the inversion (or accumulation) layer thickness is assumed to be non-zero, the
drain current in the subthreshold region is no more dependent on the carrier concentration
at a single point; rather, it is now a function of the carrier concentration over the inversion
layer thickness. Since the exact inversion layer thickness is not known, it is better to make


















(23) reduces to (21) as d → 0. When this new model is used to calculate S and compared
with 2-D simulations, Fig. 13, a good match can be seen between the model and simula-
tions. Fig. 15 compares the subthreshold swing model for BCA/SCA MOSFETs with 2-D
simulations; a favorable match is seen between the model and simulations.
3.3 Subthreshold Conduction Model
An expression for the subthreshold current of long-channel accumulation FETs is obtained



















Figure 13: Comparison of subthreshold swing models with 2-D simulations for an RD-SCI
MOSFET; tox =15 Å, yj = 20 nm, VDS = 0.05 V , NA =2.5x10
18 cm−3, N−A =1x10
17 cm−3,
and yi = 10 nm.







































Figure 14: Electron concentration variation in the depth direction for different channel
lengths (from 2-D simulations) for an RD-SCI MOSFET; tox =15 Å, yj = 12 nm, VDS =
1.0 V , NA =2.5x10
18 cm−3, N−A =1x10





























Figure 15: Comparison of subthreshold swing model for accumulation MOSFETs with
2-D simulations; tox =15 Å, yj = 12 nm, VDS = 1.0 V , NA =2x10
18 cm−3, and yi = 10nm.














[1− exp (−βVDS)] (24)
Here, η = S.βln(10) is the subthreshold swing factor; Cg = Cox for SCA FETs, and Cg =
CoxCSi/(Cox + CSi) for BCA FETs, where CSi = εs/ych. The subthreshold current model
is compared with 2-D simulations for a wide range of channel doping, for both long, and
short channel lengths, Fig. 16. A good match is seen between the model and simulations.
3.4 Summary
Static power is becoming increasingly important in gigascale systems. Accurate subthresh-
old swing modeling is critical for subthreshold current prediction, and optimization of VT
and Vdd. The canonical method of taking a point-derivative to calculate subthreshold swing
fails at short channel lengths due to volume inversion. An approach originally formulated







































Figure 16: Comparison of off-current model with 2-D simulations for accumulation MOS-
FETs; tox =15 Å, yj = 12 nm, VDS = 1.0 V , NA =2x10
18 cm−3, and yi = 10 nm.
and inversion MOSFETs. The resulting subthreshold swing model agrees well with 2-D sim-
ulations. An expression for subthreshold current of accumulation MOSFETs is formulated





The trend toward device miniaturization makes it necessary to scan a wide range of supply
and threshold voltages, and different types of FETs so that optimal performance is obtained.
Such a scan is best done by physically based models so that predictive circuit modeling can
be done to project, and optimize circuit performance well into the next decade. Circuit
simulators like SPICE do not have an easy interface to input user-defined models; circuit
simulators also have a higher computation time (compared to analytical techniques) which
could result in large computation times for optimization in a multi-dimensional design space.
Thus, a computationally efficient methodology that is also easy to implement is needed to
use existing FET physical models to predict circuit performance.
The speed and accuracy of Vdd − VT optimization, and prediction of power-frequency
performance depends on both the underlying FET models, and the way these models are
used to extract power and timing information. In this work, the MOSFET I-V model pro-
posed by Austin [73] is used. This I-V model is transregional in nature, i.e. all regions of
operation are modeled by maintaining continuity across regional boundaries while includ-
ing lateral and vertical high field effects. The model is entirely physical and avoids any
parameter fitting. Therefore, the model is extremely useful for predicting the performance
of technology generations over the next decade.
Predictive circuit modeling for near term generations can be done in a way similar to
that in [74]. In fact, using physical FET models for threshold voltage and subthreshold
swing derived in Chapters II and III, some of the critical BSIM parameters can be calcu-



























(1 + exp(−λ1L)) (26)
and γ is the body bias factor.
Predictive circuit modeling for long-term future generations cannot be done using the
approach proposed in [74], since more than 90% of BSIM parameters are not predicted but
kept the same as that for a previous generation. For long-term predictive circuit modeling,
a chain of inverters could be considered since worst-case delay of a critical path can be
simulated by replacing complex CMOS gates by their worst-case inverters [75]. A number
of methods, mostly analytical [73], [76]-[78], have been proposed to model inverter delay.
Either most of them are based on the alpha-power law proposed by Sakurai [79], which is
unsuitable for predictive modeling since it makes use of fit parameters, or are valid only
for a small range of supply voltages [73]. Also, for BCA FETs, which have five regions
of operation [80], derivation of an analytical expression for gate delay would be subject to
numerous assumptions, which would limit the validity of the delay equation to a small range
of supply voltages.
A circuit simulation methodology is proposed that is valid over a wide range of supply
voltages, makes use of physical models, and is applicable for a variety of FETs, so that
device and technology optimization can be performed by scanning a wide design space.
The method is fast as it avoids any numerical integration. The proposed method is called
tick -based, wherein a “tick” is a point in time. Since BSIM decks are readily available for
SCI devices, an SCI FET is considered to validate the tick-based methodology.
4.2 Tick Based Method
Consider a critical path modeled by a chain of inverters, Fig. 17. Assuming equal rise and









Figure 17: An inverter chain used in the tick-based method.
where ncp is the number of gates in the critical path, fineff is the effective fan-in factor,
b is the clock skew factor, and TPDn is the delay of the second or subsequent stages of
the inverter chain. Since short-circuit power is less than 10% of total power in the 50nm
generation [81], the short circuit current can be neglected while estimating delay and power
to a first order. Thus, TPDn is just the discharge time through an n-MOSFET. At the














The subscript n represents the current tick, whereas n-1 represents the previous tick. The
tick size, ∆t (= tn − tn−1), is made small enough to avoid computational errors. Typically,
this value is chosen to be around 1% of the expected delay value. At each tick, circuit
parameters (VT , Vin, VDSAT , Vout) are updated. VTn is dependent on VDSn (because of
DIBL), and thus needs to be updated at each time step.
An SCI device is used to exemplify the application of tick methodology. The SCI device
has three regions of operation namely subthreshold, linear/non-saturated and saturated.
The I-V equations [47] for the three regions of operation are shown in Table 8.
VGSn is the input voltage at the present tick. This value is determined based on the
input waveform. If the input is a step, then its value is Vdd for n ≥ 0. VDS is the same
as Vout. VT is the sum of VTlong (not a function of VDS) and ∆VT (which is a function of
34



























































































−βmη (VDS − VDSAT)
]}
]
VDS). The value of ∆VT is found by assuming VDS = VDSn−1 . If a small enough tick size is
chosen, then the error resulting from this assumption is extremely small.
First consider the subthreshold region of operation. The term involving VDS in the drain
current equation can be neglected for the most part of the output transition. Denoting the











Using (30) in (28) and integrating,













Vout|n=0 = Vdd for a falling output. Using this initial condition and the above equation,
Vout can be evaluated at each n until Vout has reached 10% of the maximum value.
If Vdd is so low that the device always operates in the subthreshold region, then the
delay can be found using analytical methods. It can be shown that the propagation delay











where ION is the on-current.
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Next, consider the linear/non-saturated region of operation. In this region, the I-V
equation can be rewritten as a sum of three components: Ilinear = I1 − I2 + I3, where,




































(1 + θ(VGSn − VTn))
(33)
Normally, I3 contributes very little to the overall current. Thus, this part can be evaluated
using the VDS value of the previous tick (=VDSn−1). Fig. 18a shows Vout and the various
components of Ilinear plotted vs. time. To get a better idea of how large I3 is w.r.t. Ilinear,
the same curves are plotted as a percentage of the total current. This is shown in Fig. 18b.
I3 is seen to be less than 10% of Itotal almost all throughout the decay period . Thus, I3
can be made time independent. The I-V equation can now be rewritten as
Id = κ
{



































where a = I3(Voutn−1)/κ, and b = VGSn − VTn . The above expression gives an analytical
equation for Voutn .
Next, consider the saturated region of operation. VDSATn is a function of VGSn , and is a












































































Figure 18: (a) Various components of Ilinear, and (b) components of Ilinear shown as a










= 40, FO = 1, and Vdd = 1.5 V .






′ −K ′′ .exp
{

















(38) gives an analytical expression for Voutn .
4.3 Tick Method Verification
TSMC 0.25 µm process was selected and BISM parameters were obtained from MOSIS [82].
The technology parameters for the TSMC process are shown in Table 9. To account for
non-uniform substrate doping, one parameter in the transregional model was adjusted by
around 10%; the match between the transregional I-V model and SPICE is shown in Fig.
19.
Table 9: Technology parameters for TSMC 0.25 µm process.
N-channel P-channel units
VT 0.54 -0.50 volt
tox 57 57 Å
yj 100 100 nm
channel doping 2.35x1017 4.16x1017 cm−3
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Figure 19: I-V curve comparison of transregional MOSFET model and HSPICE for TSMC
0.25 µm n-FETs.
Using the tick method, a chain of inverters is simulated. The input to the first stage is
a step waveform. Waveforms at the first stage of the inverter chain are plotted in Fig. 20.
A good match is seen between the tick method and HSPICE. From the simulation of the
first stage of the inverter chain, delay information is extracted. The input to the second
stage of the inverter chain is modeled as a ramp using the delay information from the first
stage. Fig. 21 shows waveforms at the input and output of the second stage. Again, a
good match is seen between the tick method and SPICE. Next, delay of the second stage of
the inverter chain is plotted, for varying Vdd, Fig. 22. This is to confirm that assumptions
made in the tick-based method are valid for a wide range of Vdd. A good match is seen
between the tick methodology and SPICE, with the maximum error being less than 10%
of the actual delay. The tick-based method runs more than 10X faster than a comparable
HSPICE simulation. The speed-up is because of the fact that numerical integration is
avoided and most calculations are kept analytical.
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FO = 1, CL = 1 pF , and Vdd = 2.0 V .
4.4 Summary
The tick-based methodology is an extremely useful method to easily use physically based,
transregional I-V models to predict delay and power-frequency performance of future tech-
nology. The method is valid over a wide range of supply voltages, and for a variety of
FETs. Numerical integration is avoided, and thus, more than 10X speed improvement over
HSPICE is obtained.
39


























































The accumulation MOSFET may either operate as an SCA MOSFET or a BCA MOSFET.
The main difference between BCA and SCA devices is the location where the channel first
opens. BCA MOSFET conduction starts in a neutral buried channel, and with increasing
applied gate bias, subsequently extends to an accumulated surface layer [47]. On the other
hand, SCA MOSFET conduction is limited to a surface accumulation layer. Because of
the steep subthreshold swing rollup and threshold voltage rolloff of BCA MOSFETs, it has
been recognized previously that it is better to design accumulation MOSFETs such that
they operate as SCA MOSFETs [38],[39]. Guidelines have been provided in [37]-[38], [39],
on how to design an accumulation device such that it operates as an SCA MOSFET with
minimum long channel subthreshold swing. These guidelines are based on a 1-D solution
to the Poisson equation, and do not hold good for short channel devices. New guidelines
are given based on a 2-D Poisson equation solution.
5.2 BCA vs. SCA FETs
Threshold voltage control of accumulation and inversion MOSFETs is shown in Fig. 23.
For low channel doping, the accumulation MOSFET is an SCA MOSFET, whereas for high
channel doping, it is a BCA MOSFET. The BCA/SCA MOSFET boundary is the Fermi
MOSFET, the device with the minimum long-channel subthreshold slope, and zero oxide
field at VG = VT [37]. High channel doping that causes the accumulation MOSFET to be in
the BCA regime also results in high process sensitivity (dVT /dyi), Fig. 24, and high dopant
fluctuation effects [44]. Because of high SCE, high process sensitivity, and high dopant
fluctuation effects of BCA MOSFETs, it is best to operate the accumulation MOSFET
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Inversion
  FET
Figure 23: Threshold voltage (from model) vs. channel doping of poly-gate accumulation
and inversion MOSFETs; tox =15 Å, yj = 12 nm, VDS = 1.0 V , NA =2.5x10
18 cm−3, and
yi = 10 nm.
boundary.
5.3 Accumulation FET design
Once the 2-D potential in the channel region of the accumulation MOSFET has been solved,
the boundary between BCA and SCA MOSFETs can be identified by finding the channel
doping that gives a zero vertical field at the Si− SiO2 interface. Let Ndbound be the channel


















is zero occurs for y > 0,
resulting in buried channel operation. Since the LHS of (39) is a function of yi, NA, yj ,
VDS , L, tox and NDS/D (the source/drain doping), Ndbound too is a function of all these
parameters. In a manner similar to finding Ndbound, it is possible to find a yibound (the
boundary channel depth) from (39). yibound is a function of ND, NA, yj , VDS , L, tox and
NDS/D . This is as opposed to the long channel boundary depth found in [37]-[38], [39],
42























Figure 24: Effect of a 1nm tub-depth (yi) variation on threshold voltage for BCA/SCA
MOSFETs (from model); L = 45 nm, tox =15 Å, yj = 12 nm, VDS = 1.0 V ,
NA =2.5x10
18 cm−3, and yi = 10 nm.
which is only a function of ND and NA. Table 10 shows Ndbound as a function of channel
length, for two different channel depths. The Ndbound derived from long-channel theory (for
L = 1 µm) is seen to be different from that derived from 2-D theory. It can be seen from Fig.
23 and Table 10 that an SCA MOSFET at long channel length becomes a BCA MOSFET
at shorter channel lengths. Thus, an accumulation MOSFET would have to be designed
such that the minimum channel length device (say, 3σ less than the nominal channel length)
operates as an SCA FET.
Fig. 25 shows the design space for accumulation MOSFETs with a channel length of
30 nm, generated from 2-D simulations. Also shown are constant VT contours. It can
be seen that good SCE control makes necessary extremely shallow channel implants. The
minimum channel/tub-depth is taken to be 5 nm due to process limitations. The VT
1 range
allowable by the design space is 0.27 < VT < 0.40 V. Fig. 26 shows the design space
generated by the SCE models derived previously in this work. An additional constraint -
1ITRS defines VT as the gate voltage that gives a drain current of 1 µA/µm. For S = 100 mV/dec, and
a channel length of 30 nm, VT |simulation − VT |ITRS ≈ 50 mV .
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Table 10: Ndbound for various L; NA =2.5x10
18 cm−3, and VDS =1.0 V.
L yi = 10 nm yi = 20 nm
1 µm 5x1018 cm−3 2x1018 cm−3
60 nm 3.4x1018 cm−3 1.07x1018 cm−3
40 nm 1.5x1018 cm−3 6x1017 cm−3
that of VT sensitivity to tub-depth variation - is included in the design space. It can be
seen that at low tub-doping, the design space is bounded by the SCE limit, whereas at high
tub-doping, it is bounded by the dVT /dyi limit.
The model-generated design space helps to greatly reduce the multi-dimensional search
space for a given application. In the final optimization step, a 2-D simulator can be used
to search the reduced design space. As an example, consider the design space shown in
Fig. 26. To achieve an IOFF of 0.1 µA/µm, a VT of about 0.36 V is needed (assuming
S = 90 mV/dec). Reading off the tub-doping and tub-depth values from the VT = 0.35 V
contour in Fig. 26, a 2-D simulator (classical simulations with drift-diffusion transport) is
used to scan this set of devices. The optimal device is found to be one with a tub-doping
of 1x1018 cm−3 and a tub-depth of 10 nm, Fig. 27. Inclusion of velocity-overshoot in the
simulations shown in Fig. 27 would shift the optimal device design point since a lower
channel doping results in a higher velocity overshoot.
5.4 Summary
BCA FETs not only have a high subthreshold swing, but also a high process sensitivity,
and high dopant fluctuation effects. So, it is best to design an accumulation FET such that
it either operates as an SCA FET, or close to the BCA/SCA FET boundary. Based on 2-D
theory, the BCA/SCA FET boundary has been derived, and is shown to be different from
that derived using 1-D theory. Using the SCE models derived in this work, accumulation
FETs can be designed to meet VT rolloff, process sensitivity, and off-current requirements.


























Figure 25: Design space for mid-bandgap metal gate, accumulation n-MOSFETs (from
2-D simulations). Substrate doping, NA =4x10
18 cm−3, and the maximum subthreshold
swing is taken to be 110 mV/dec. Also shown are constant VT contours (dashed lines).
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Figure 26: Design space for mid-bandgap metal gate, accumulation n-MOSFETs (from
models). Substrate doping, NA =4x10
18 cm−3; the maximum subthreshold swing is taken
to be 110 mV/dec, and the maximum dVT /dyi is taken to be 30 mV/nm. Also shown are
constant VT contours (dashed lines). L = 30 nm, tox =10 Å, yj = 12 nm, and Vdd = 1.0 V .
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Figure 27: IOFF − ION from 2-D simulations (drift-diffusion transport); ND and yi are
chosen so as to give a VT of 0.35 V . L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 1.0 V ,
NA =4x10




Polysilicon gates have the disadvantage of gate depletion since it increases the effective oxide
thickness [83]. Metal gate technology overcomes the gate-depletion problem of poly-gates,
and so is being widely pursued as the next promising gate material. With the recent advent
of tunable workfunction (WF) metal gates, it has become possible to fabricate metal gates
with workfunctions from 4.2 eV to 5.2 eV [40]. CMOS technology can either use a single gate
for both n-MOS and p-MOS; or it can use dual metal gate technology. When single metal
gate technology is used, the workfunction of the metal is usually at the Si mid-bandgap.
When dual metal gate technology is used, the workfunctions of the gates are optimized for
the given application [84].
Short channel effect in accumulation MOSFETs is poorly understood in existing lit-
erature. Using the physical SCE models derived in previous chapters, accumulation and
inversion MOSFET SCE are compared. This is followed by a comparison of accumulation
and inversion MOSFETs for tunable metal gate CMOS technology. Then, mid-bandgap
metal gate technology is considered.
6.1 SCE comparison of accumulation and inversion MOS-
FETs
Long-channel subthreshold swing of accumulation and inversion devices is plotted in Fig.
28. The left hand side of the figure shows accumulation FETs and the right side shows
inversion FETs. The x-axis is the tub-doping (inverse of the tub-doping) of the inversion
(accumulation) MOSFET. The minimum subthreshold swing occurs for an accumulation
FET with a tub-doping around 1x1018 cm−3, the device being a Fermi FET.
Short channel subthreshold swing is plotted in Fig. 29. For the accumulation FET,












































































































Figure 29: Short-channel subthreshold swing vs. tub-doping (from models); L = 40 nm,
tox =15 Å, yj = 20 nm, VDS = 1.0 V , and NA =2.5x10
18 cm−3.
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This is because the accumulation FET goes into the buried channel mode of operation
when ND > Ndbound. A different behavior can be seen in the case of inversion FETs - as
tub-doping increases, S decreases; this is because SCE decreases with increasing tub-doping
resulting in a decreased S rollup, and hence an overall decrease in S. Because of increased
SCE, the Fermi-FET is no longer the device with the minimum subthreshold swing in the
short-channel regime.
Fig. 30 shows VT rolloff for various accumulation and inversion FETs. Because of the
counter-doped region in the accumulation FET, the lateral electric field at the source/drain
junction is expected to be lower in the accumulation FET than in the inversion FET,
resulting in reduced SCE. Fig. 31 plots the lateral field at the surface of three example
n-FETs. The RD-SCI device has a peak lateral field at the source that is 60% greater than
that of the SCA FET. But accumulation FETs are seen to have a similar or worse VT rolloff
compared to inversion FETs. Fig. 30 shows that an SCA FET and a UD-SCI FET with
the same channel doping are seen to have similar VT rolloff curves; an increase in either the
tub-doping or tub-depth of the SCA FET results in an increase in VT rolloff.
The anomaly of reduced lateral field not leading to reduced SCE can be explained using
Fig. 32, where depletion depth and channel location are plotted vs. channel doping. The
accumulation FET is seen to have a greater depletion depth compared to the inversion FET.
Any reduction in SCE caused by the lowered lateral field in the accumulation FET is offset
by this increase in depletion depth. In the long channel regime, the increased depletion depth
in the SCA FET compared to the SCI FET results in a reduced subthreshold swing. As
the SCA FET channel doping is increased, d increases, resulting in decreased subthreshold
swing. When ND > Ndbound, the channel location becomes buried (Fig. 32) resulting
in a steep subthreshold swing rollup. This is the reason why the device operating at the
BCA/SCA FET boundary (i.e. the Fermi FET) has the minimum long-channel subthreshold
swing. In the short channel regime, the increased depletion depth in the accumulation FET
offsets any reduction in SCE resulting from the reduced lateral field, and results in increased
SCE compared to the inversion FET.
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Figure 30: Threshold voltage rolloff comparison of accumulation and inversion MOSFETs
(from 2-D simulations); tox =15 Å, yj = 10 nm, VDS = 1.0 V , and NA =2.5x10
18 cm−3.


































Figure 31: Lateral field (from 2-D simulations) at the Si−SiO2 interface for accumulation
and inversion FETs; L = 45 nm, tox =15 Å, yj = 10 nm, VDS = 1.0 V , VGS = 0 V ,
NA =2.5x10










































channel location for SCA/BCA FET
Figure 32: Long-channel depletion depth for accumulation and inversion MOSFETs (from
models); tox =15 Å, VGS = 0.2 V , NA =2.5x10
18 cm−3, and yi = 10 nm.
6.2 Tunable Workfunction, Metal Gate CMOS Technology
From the arguments in the previous section, it can be concluded that short-channel accu-
mulation FETs offer no significant performance advantage over inversion FETs either in
terms of subthreshold swing, or VT rolloff, when the gate WF is tunable. Thus, for good
SCE control, it is best to use an inversion device. The optimal inversion and accumulation
FET are identified for a given ION , and IOFF -ION from 2-D simulations using MEDICI
[63] are plotted for these optimized structures, Fig. 33. The simulations are classical in
nature, with drift-diffusion transport. It can be seen that over a wide range of ION , the SCA
FET performs worse than the SCI FET. When body-bias is used (e.g. to control die-to-die
parameter variations [85]), the situation remains the same. Thus, in the scenario where
the gate workfunction is tunable, the inversion MOSFET is better than the accumulation
MOSFET.
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Figure 33: IOFF -ION for tunable WF metal gate CMOS technology (from 2-D sim-
ulations); L = 55 nm, tox =15 Å, yj = 10 nm, and Vdd = 1.0 V . For the SCA
FET, ND =1x10




6.3 Single metal gate CMOS
Many applications limit the gate material to a single metal for both the n-FET and the
p-FET. This greatly reduces process complexity and increases circuit density [17]. In single
metal gate technology, the gate workfunction will most likely be the Si mid-bandgap value
so that equivalent drive currents are obtained from n-MOS and p-MOSFETs [86]. The best
metal suitable for such applications is Tungsten (W), which has a workfunction of 4.63 eV.
For such applications, the necessary VT is obtained by adjusting the channel/substrate
doping of the MOSFET.
When VT of SCA and SCI FETs using a tungsten gate is plotted vs. channel doping, Fig.
34, it can be seen that SCA FETs achieve a VT between 0.35 V and 0.5 V, whereas SCI FETs
have a VT greater than 0.45V. A lower value of VT can be obtained with the SCI FET if a
higher yi and/or lower channel/substrate is used. But, this would result in increased SCE.
Fig. 35 shows IOFF vs. VT from 2-D models derived in previous chapters. Accumulation
and inversion devices are designed such that the minimum IOFF is obtained for a given VT .
A cross-over is seen at VT = 0.46 V , where the off-current is about 20 pA/µm. At low VT ,
the SCI FET has a lower channel/substrate doping compared to the accumulation FET,
resulting in higher SCE, and hence a higher IOFF .
The total channel doping in an accumulation FET is process dependent. If the process
is able to achieve super steep Boron doping (for an n-FET), then the total doping in the
channel is almost the same as the effective doping (NT = ND), Fig. 36. On the other hand,
if the Boron doping in the n-FET is almost uniform, the total channel doping is the sum of
the acceptor and donor impurity concentrations (NT = ND +NA). The latter case results
in lower channel mobility, and thus lower drive current, compared to the former case. In
order to assess processing conditions on device performance, both cases of the accumulation
FET will be considered while comparing it to the inversion FET.
Fig. 37 shows IOFF vs. VT for accumulation and inversion FETs, this time from 2-D
simulations. Simulations are done using drift-diffusion transport. The IOFF vs. VT plane
has a weak dependence on the mobility models used. Both cases of the accumulation FET












































Figure 34: Threshold voltage (from models) vs. tub-doping for accumulation and inversion
MOSFETs; L = 45 nm, tox =15 Å, yj = 12 nm, VDS = 1.0 V , NA =2.5x10
18 cm−3, and

























Figure 35: Off-current vs. threshold voltage for accumulation and inversion MOSFETs
(from models); L = 45 nm, tox =15 Å, yj = 12 nm, Vdd = 1.0 V , and gate workfunction is
4.63 eV.
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Figure 36: Effect of processing conditions on tub-doping; Phosphorus and Boron profiles
are shown for two example n-FETs: (a) NT ≈ ND, and (b) NT ≈ ND +NA.

































Figure 37: Off-current vs. threshold voltage for single metal gate CMOS technology (from
2-D simulations); symbols indicate data points, and lines indicate best fit. L = 45 nm,
tox =15 Å, yj = 12 nm, Vdd = 1.0 V , and gate workfunction is 4.63 eV. The DIBL limit is
taken to be 100 mV/V .
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the channel mobility (µ). It can be seen that for VT < 0.4V , the accumulation FET has
a significantly lower IOFF than the inversion FET. At lower VT , the inversion FET has
a significantly higher SCE compared to the accumulation FET. Fig. 37 shows the point
where DIBL exceeds 100 mV/V for inversion and accumulation FETs. The inversion FET
VT is limited to VT > 0.35 V because of DIBL. On the other hand, accumulation FETs
can achieve a VT as low as 0.1 V before reaching the DIBL limit. Additional comparisons
between mid-band metal gate accumulation and inversion MOSFETs are given in Appendix
B.
Fig. 38 shows IOFF − ION curves, from 2-D simulations using both drift-diffusion (DD)
and hydro-dynamic (HD) transport. HD simulations include non-local carrier transport, and
thus account for velocity overshoot. Both DD and HD simulations include QM VT shift by
means of the van Dort model [87]; the accuracy of using van Dort QM correction is discussed
in Appendix C. In DD simulations, there is a crossover in inversion and accumulation FET
curves. The reason for this is the same as that for the IOFF − VT crossover. In HD
simulations, there is no such crossover, and the inversion FET is always better than the
accumulation FET.
The difference between on-current from DD and HD simulations (for a given off-current)
is seen to be 100-150%. Non-local carrier transport causes an increase in on-current because
of velocity overshoot. Using HD simulations to account for non-local transport has been
known to result in spurious velocity overshoot [88]. Reported values of on-current increase
due to velocity overshoot are between 10-15% [89]. The spurious velocity overshoot will
be studied in detail and alternate simulation methodologies will be looked at to accurately
predict the on-current.
To study the effect of velocity overshoot, an accumulation and an inversion device are
selected having almost the same off-current (corresponding to IOFF ≈ 0.5 nA/µm from
Fig. 38). Both have the same VT , Table 11. It can be seen that channel doping of the
accumulation FET is greater than that of the inversion FET. Hydro-dynamic simulations
result in the inclusion of velocity overshoot (compared to drift-diffusion simulations). To
understand the dependence of velocity overshoot on channel mobility, analytical expressions
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Figure 38: Off-current vs. on-current for single metal gate CMOS technology (from 2-
D simulations); symbols indicate data points, and lines indicate best fit. L = 45 nm,
tox =15 Å, yj = 12 nm, Vdd = 1.0 V , and gate workfunction is 4.63 eV.










where µeff is the mobility including vertical high field effect, E(x) is the lateral field, Ec is
the critical field, and λV O is the velocity overshoot factor. λV O is given by
λVO = 91ln [0.16µeff − 14]× 10−6 (41)
From (40), and (41), it can be seen that the velocity overshoot effect increases with
channel mobility. Since the inversion FET channel mobility is higher than that of the
accumulation FET (Table 11), a higher velocity overshoot occurs in the inversion FET [90].
The amount of this velocity overshoot is overestimated by the un-calibrated HD simulations,
resulting in a huge increase in on-current. Thus, using un-calibrated HD simulations, there
58
Table 11: Velocity Overshoot Effect for non-halo FETs; L = 45 nm, tox =15 Å, yj =
12 nm, VDS = 1.0 V , and gate workfunction is 4.63 eV.
SCI FET BCA/SCA FET BCA/SCA FET units




17 5x1017 5x1017 cm−3
NA 4x10
17 8x1017 8x1017 cm−3
yi - 14 14 nm
VT - QM, DD 0.55 0.55 0.54 V
VT - QM, HD 0.51 0.50 0.49 V
ION - QM, DD 438 437 480 µA/µm
ION - QM, HD 969 733 928 µA/µm
IOFF - QM, HD 0.43 0.24 0.37 nA/µm
is no crossover in IOFF − ION curves of accumulation and inversion FETs, and inversion
FETs perform better than accumulation FETs for a wide range of on-current.
Fig. 39 plots the lateral electric field and channel mobility of the two FET types (cor-
responding to devices in Table 11). Both accumulation and inversion FETs have almost
the same lateral field at the source and in the channel. Channel mobility of the inver-
sion FET is seen to be higher than that of accumulation FETs. Fig. 40 plots velocity
in the channel. Velocity in the inversion FET is seen to be higher than that in accumu-
lation FETs, and this is because of the increased channel mobility in the inversion FET.
Thus, while drift-diffusion simulations predict better performance with well-processed ac-
cumulation MOSFETs, hydro-dynamic simulations predict the opposite. Because of the
disparity between drift-diffusion and hydro-dynamic simulation results and because hydro-
dynamic simulations predict an unrealistic (100-150%) increase in on-current compared to
drift-diffusion simulations, alternative device simulation strategies would have to be used
to accurately assess the scaling potential of accumulation and inversion MOSFETs. This
will be done in chapter VIII, where Monte Carlo device simulations will be used to predict
the drive-current.
The results presented until now are for MOSFETs without halo doping. The next plot
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Figure 39: Lateral field and mobility vs. lateral position (from 2-D simulations); L =
45 nm, tox =15 Å, yj = 12 nm, VDS = 1.0 V, VGS − VT = 0.5 V , and gate workfunction is
4.63 eV. Device doping is given in Table 11.
will be for halo-doped MOSFETs with a channel length of 30 nm. Fig. 41 shows the
halo doping profile. The halo is generated by an analytic function, and is described in
Appendix D. The IOFF − ION plot for halo devices, Fig. 42, shows that a BCA/SCA
n-FET with a steep Boron doping can achieve better performance than the inversion FET
for ION > 700 µA/µm. The increased velocity overshoot seen in non-halo SCI FETs is not
present in the SCI FET with halo doping since halos reduce the effective carrier mobility.
Table 12 shows doping, off-current and on-current of halo-doped devices. It can be seen
that although channel and substrate doping of the accumulation FET is higher than that
of the inversion FET, the on-current of the inversion FET is comparable to that of the
accumulation FET. Both accumulation and inversion MOSFETs have ∆VT (30%δL) (i.e.
reduction in VT for a 30% reduction in channel length) less than 100 mV for the range of
ION shown.
Fig. 43 plots IOFF − ION for non-halo FETs, with Vdd = 0.5 V . The simulations
are classical in nature with drift-diffusion transport since both QM VT shift and non-local
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Figure 40: Average velocity vs. lateral position (from 2-D simulations); L = 45 nm,
tox =15 Å, yj = 12 nm, VDS = 1.0 V, VGS − VT = 0.5 V , and gate workfunction is 4.63 eV.
Device doping is given in Table 11.
Figure 41: Halo doping profile for a 30 nm channel length accumulation FET.
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Figure 42: Off-current vs. on-current for L = 30nm FETs (from 2-D simulations); L =
30 nm, tox =15 Å, yj = 12 nm, Vdd = 0.9 V , and gate workfunction is 4.63 eV. The
MOSFETs are halo-doped with a peak halo doping of 1x1019 cm−3.
Table 12: Velocity Overshoot Effect for halo-FETs; L = 30nm, tox =15 Å, yj = 12 nm,
Vdd = 0.9 V , and gate workfunction is 4.63 eV.
SCI FET BCA/SCA FET BCA/SCA FET units




17 5x1017 5x1017 cm−3
NA 4x10
17 6x1017 8x1017 cm−3
yi - 14 14 nm
VT - QM, HD 0.58 0.54 0.55 V
ION - QM, HD 594 621 656 µA/µm
IOFF - QM, HD 0.10 0.40 0.21 nA/µm























Figure 43: Off-current vs. on-current for low Vdd applications (from 2-D classical DD
simulations); L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 0.5 V , and gate workfunction is
4.63 eV. The SCE limit is taken to be S < 100 mV/dec.
transport can be neglected at low drive currents. The SCE limit is taken to be S <
100 mV/dec. Accumulation FETs are seen to have a lower IOFF and a lower SCE (for a
given ION ) compared to SCI FETs. Thus, single metal gate accumulation FETs are also
useful for ultra-low power applications.
6.4 Summary
The accumulation FET has an increased depletion depth compared to the inversion FET.
In the long-channel regime, this results in a lower subthreshold swing; in the short-channel
regime, this results in worse SCE compared to the inversion FET. So, if the gate WF is
tunable, short-channel inversion MOSFETs have better SCE control than accumulation
FETs. For mid-band metal gate HiP and LOP applications, there is a disparity between
drift-diffusion and hydro-dynamic simulations; Monte Carlo simulations would have to be
used to accurately assess the scaling potential of accumulation and inversion MOSFETs
for such applications. For HiP applications with single metal gate CMOS, well-designed
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halos result in better performance using accumulation FETs than with inversion FETs. For
ultra-low power, single metal gate CMOS applications, accumulation FETs perform much





Poly-gate MOSFETs have been the workhorse of CMOS technology. Inversion n-FETs use
n+ poly as the gate material to obtain enhancement operation. Accumulation n-FETs
need to use p+ poly as the gate material in order to obtain enhancement mode operation.
When poly gates are used, VT of the transistors will have to be adjusted by changing the
channel/substrate doping.
Fig. 44 plots VT vs. channel doping, and it can be seen that the SCA FET has a VT of
around 1 V for a wide range of channel doping, whereas the SCI FET can achieve a high
VT only with very high channel and substrate doping. At such a high doping, the SCI FET
has many shortcomings:
• very low channel mobility
• high band-to-band tunneling (BTBT) leakage at the drain-substrate junction
• high subthreshold slope (since d decreases as NA increases)
In contrast, the SCA FET uses a lightly doped channel and has a low S, thus resulting in
good on-current and off-current. Also, BTBT leakage in accumulation FETs can be kept
to low levels since a p-n junction is absent in the lateral direction in the channel.
Fig. 44 shows that the UD-SCI FET needs a doping in excess of 1x1019 cm−3 to achieve
a VT of 0.8V. The curves in Fig. 44 were generated using the Boltzmann distribution, and
did not include the effect of QM VT shift. Even if the Fermi-Dirac distribution (which would
be more accurate at high doping) is used and QM effects are included, a very high doping
(>6x1018 cm−3) would still be needed to achieve a VT of 0.8 V. Fig. 45 shows a plot of
S vs. VT for the inversion and accumulation FETs. Comparing this to Fig. 44, it can be

















































Figure 44: Threshold voltage vs. tub-doping for poly-gate accumulation and inver-
sion MOSFETs (from models); L = 70 nm, tox =15 Å, yj = 20 nm, Vdd = 1.0 V ,
NA =2.5x10
18 cm−3. The gate workfunction is 5.19 eV for accumulation FETs, and 4.19 eV
for inversion FETs.
SCE models, models for BTBT leakage, and gate tunneling are needed to comprehensively
compare poly gate accumulation and inversion MOSFETs.
7.2 Band to Band Tunneling Leakage
As the channel/substrate doping in a MOSFET increases, BTBT leakage at the drain-
substrate and drain-channel region becomes appreciable. The BTBT leakage model is de-















where E is the electric field at the junction, Eg is the bandgap, V is the applied voltage,
m∗ is the effective mass, and h̄ = h/(2π) (h is Planck’s constant). The electric field at the
drain-substrate junction can be estimated to a first order by 1-D electrostatics. The electric




























































Figure 45: Subthreshold swing vs. tub-doping for poly-gate accumulation and inver-
sion MOSFETs (from models); L = 70 nm, tox =15 Å, yj = 20 nm, Vdd = 1.0 V ,
NA =2.5x10





= A1.NDD is the modified drain doping, and xn, the depletion depth on the
























A = A2.NA is the modified channel doping. A0, A1, and A2 are model parameters to
account for non-uniform doping at the drain-substrate junction. The model is compared to
measurements from [91], Fig. 46. A good match is seen between the model and measure-
ments.
7.3 Accumulation vs. Inversion FETs
In this chapter, BTBT leakage is assumed to occur only in the drain-channel region, since
the drain-substrate region can be tailored to be p-i-n type to avoid BTBT leakage. In an
accumulation FET, considerable BTBT leakage occurs only if the substrate doping is high
and the tub-depth is much less than the junction depth. For poly-gate applications, the
substrate doping of accumulation FETs is kept below 2.5x1018 cm−3, resulting in negligible
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Figure 46: BTBT leakage at drain-channel region vs. channel doping: model verification
with measured data from [91]; VDS = 1.3 V , and T = 100
oC.
BTBT leakage. In an inversion FET, the channel and substrate doping need to be high to
achieve high VT . Fig. 47 shows subthreshold and BTBT leakage vs. doping, for inversion
MOSFETs. It can be seen that BTBT leakage limits the minimum off-current of inversion
MOSFETs to 60 pA/um. The ITRS [1] recommended off-current for low standby power
(LSTP) systems is 1 pA/um or less. The SCI FET is unable to achieve IOFF less than 1
pA/um because of the onset of BTBT leakage.
In an SCI FET, the electric field points into the oxide-semiconductor interface (looking
from the top), and hence attracts carriers towards the interface. In a BCA FET, the electric
field points out of the Si− SiO2 interface; thus, in a BCA FET, electrons experience a force
that repels them away from the Si− SiO2 interface and deeper into the tub region. Hence,
a BCA n-MOSFET has a higher barrier for electrons tunneling through the oxide, Fig. 48.
Thus, the accumulation n-MOSFET can use a thinner oxide than the SCI n-MOSFET, and
thereby achieve a better performance. The tunneling model used is similar to that in [92],









































Figure 47: BTBT leakage at drain-channel region, and subthreshold leakage (from models)
for poly-gate, uniformly-doped, inversion n-MOSFETs; L = 45 nm, tox =15 Å, Vdd = 1.0 V ,
and gate workfunction is 4.63 eV.
A chain of inverters is simulated using the tick-based circuit simulation methodology to
find the power-frequency (P − fclk) performance of circuits using either accumulation or
inversion FETs. Fig. 49 shows P −fclk curves for inverter chains using either accumulation
or inversion FETs. The devices use halo doping to obtain reduced SCE. It can be clearly
seen that for high performance applications, the SCI FET chain performs better, whereas
for LSTP applications, the SCA FET chain performs better. For LSTP applications, the
SCA FET has more than an order of magnitude lower standby power than the SCI FET
(for the same dynamic power and frequency).
7.4 Summary
For dual polysilicon gate CMOS, accumulation FETs have an advantage over inversion
FETs for low standby power applications. To achieve a high VT , the SCI FET needs a very
high channel channel doping. This causes a low channel mobility (and hence a low ION ),
high BTBT leakage at the drain-channel junction, high σVT and a high S. On the other
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Figure 48: Gate tunneling current density (from models) comparison of poly-gate
BCA/SCA and SCI n-FETs for 15 Å gate oxide.
hand, the SCA FET can achieve a high VT by using a lightly doped channel and a substrate
doping that is low enough to avoid BTBT leakage, but high enough to control SCE. Thus
the SCA FET has a high channel mobility, negligible BTBT leakage and a low σVT . Also,
because of a higher barrier for gate-channel electron tunneling in an accumulation n-FET,
it has a much lower gate oxide tunneling than an inversion n-FET. A chain of inverters
using either inversion or accumulation FETs are simulated, and it is found that for LSTP
applications, an SCA FET inverter chain has a 1-order of magnitude lower static power (for
the same dynamic power and frequency) than an SCI FET inverter chain.
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Figure 49: P − fclk for poly gate accumulation and inversion FET inverter chains with
Leff=50nm. High VT case: tox=15Å for SCA FET, tox=23Å for SCI FET, yj=32nm,
yiBCA=10nm, NABCA=2.4x10
18 cm−3, FO=2, Cw=0, ncp=12 ; low VT case: tox=15Å,
yj=yiBCA=10nm, NABCA=8x10
18 cm−3, FO=2, Cw=10fF, ncp=7. Vdd varies in both high
and low VT cases.
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CHAPTER VIII
MONTE CARLO DEVICE SIMULATION
8.1 Introduction
When simulating semiconductor devices, a variety of transport models can be used: drift-
diffusion, hydro-dynamic, solutions of the Boltzmann transport equation (BTE), and quan-
tum transport. The accuracy of a device simulation depends on the transport model used.
In the drift diffusion approach, the first two moments of the BTE are used to describe
carrier transport (the two resulting equations are the continuity equation, and the cur-
rent flow equation) [93]. The two equations are coupled to Poisson’s equation, and solved
self-consistently to find the carrier density and electrostatic potential. The drift-diffusion
approach assumes that the current changes slowly on the scale of the momentum relaxation
time, and does not treat nonlocal effects like velocity overshoot.
For Si MOSFET channel lengths less than a few hundred nanometres, non-local effects
become important. These effects can be captured by the momentum-energy balance equa-
tions. In this approach, the energy gradient is included in the current equation, and mobility
is a function of carrier energy (rather than the local electric field as in the drift-diffusion
approach). In the hydro-dynamic/energy transport approach, the first three moments of
the BTE are solved; the extra equation that results is the energy balance equation. There
are many forms of the HD model because of different assumptions made in deriving them
[94]. HD model parameters are usually extracted from a self-consistent MC simulation or
from measurements.
For small devices (for Si MOSFET channel lengths less than a few tens of nanometres),
the BTE should be solved. The BTE is a semi-classical approach to describing carrier
transport - it describes the evolution of the carrier trajectory by using a combination of
classical mechanics, and quantum mechanics (by way of probabilistic scattering rates) [95].
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f(~r, ~p, t) is the distribution function that gives the probability of finding carriers at time t,
located at a position ~r with momentum ~p, and ~E is the electric field. The BTE accounts for
all possible mechanisms by which f might change including collisions and external fields. For





describes collisions, whereas s(~r, ~p, t) describes carrier generation recombination processes.
Under low fields when the scattering is elastic and isotropic, the relaxation time ap-
proximation is widely used - this greatly simplifies the solution of the BTE. But there exist
many situations where the collisions are neither elastic nor isotropic - e.g. electrons with
a few tens of eV energy, and in these cases numerical techniques are necessary. Proposed
numerical approaches to solve the BTE include Monte Carlo, cellular automata, scattering
matrix, and spherical harmonic methods. Of these, the Monte Carlo method has achieved
the most success because of its ease of programming. For Si MOSFET channel lengths less
than a few nanometres, the quantum transport equation would have to be solved to accu-
rately simulate device behavior. Some methods proposed for solving the quantum equation
are Wigner transformation [96], and non-equilibrium Green’s function method [97].
8.2 The Monte Carlo Approach
The motivation behind using MC methods is that it is an elegant way to solve the BTE.
The BTE is an integro-differential equation, and very difficult to solve; it is much easier
to simulate the trajectories of individual carriers as they move through a device under the
influence of electric fields and random scattering forces. If a large number of such paths
are simulated, then the average value of the extracted parameters will closely agree with
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the exact solution of the BTE. MC method is frequently the standard against which the
validity of simpler approaches is gauged.
There are two possible ways to use the Monte Carlo technique to simulate semiconductor
devices [93]. In the ensemble Monte Carlo (EMC) approach, an ensemble of particles
are followed within the device, in parallel. In the single particle Monte Carlo (SPMC)
approach, carriers are followed one at a time - the carrier is injected from a contact and
followed until it exits the device through the same or another contact. To simulate each
operating point of a MOSFET using the single particle MC simulator SPARTA [98], takes
about 12-16 hours. The same takes 24-30 hrs. using the ensemble MC simulator DEGAS
[99]. For comparison, drift-diffusion (DD) simulations take less than a minute, and hydro-
dynamic (HD) simulations take about 10 minutes. There are two possible ways to keep MC
simulations to a minimum.
In the first method, a calibrated drift diffusion method can be used; the saturation
velocity (vsat) would have to be altered to account for velocity overshoot. The exact value
of vsat necessary in the DD simulation can be calibrated with the help of a MC simulation
at high VDS [100]. The drawback of such an approach is that the value of vsat would
be different for different channel doping (since velocity overshoot is dependent on channel
mobility and channel length). Thus, vsat would have to be individually extracted from MC
simulations for different structures, which would not result in any savings in time compared
to the MC simulation approach. The second approach is to use a calibrated hydro-dynamic
method; surface roughness mobility parameters in the HD simulation are adjusted so that
the on-current matches well with MC simulations. The calibration is explained in further
detail in Appendix F. The reliability of this method is tested against MC simulation results,
Table 13. It can be seen that HD simulations have an error within 6% of MC simulations,
which is acceptable given the huge savings in computation time.
Using the single particle Monte Carlo (MC) simulator SPARTA [98], halo-doped ac-
cumulation and inversion MOSFETs are simulated. Before comparing the DD simulation
output with that of MC simulation for high drain voltages, the DD mobility model pa-
rameters should be adjusted so that the output agrees well with MC simulations for low
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Table 13: On-current comparison from various simulations; L = 30 nm, tox =15 Å,
yj = 12 nm, Vdd = 1.0 V , NA =1x10
18 cm−3, ND = N
−
A =1x10
17 cm−3 and yi = 20 nm.
The devices are halo-doped. The source/drain doping is 5x1019 cm−3.
device Vdd DD HDWOP HDWP MC % error in HDWP
ION ION ION ION w.r.t. MC result
(V) (uA/um) (uA/um) (uA/um) (uA/um)
accumulation 0.9 295 647 351 354 0.0
accumulation 1.0 431 - 530 513 3.3
inversion 0.9 269 - 310 328 5.4
drain voltages [89]. In drift-diffusion simulations, the surface roughness mobility parameters
need to be adjusted to match MC simulation output, at low drain voltages. The Darwish
mobility model [101] is used to model mobility degradation due to surface roughness. The
surface scattering ratio, s (where s=1.0 means that the scattering is purely specular, and
s=0 means that the scattering is purely diffuse), is taken to be 0.85 in MC simulations [89].
Fig. 50 compares the channel velocity of four simulations - DD, MC, HD with parameters
fit to MC simulation (HDWP) and HD without any parameter fit (HDWOP). It can be
seen that HDWOP predicts a huge velocity overshoot in the channel compared to the MC
simulation. The source side velocity is what determines the on-current in a MOSFET.
Fig. 51 plots velocity (at different distances from the source) vs. on-current. It can be
seen that the points lie on a straight line, confirming that source-side velocity (and not
peak channel velocity) determines the on-current. From the MC simulations, it is found
that for Leff = 30 nm accumulation MOSFETs with halos, on-current increases by about
20% because of velocity overshoot, Table 13. HDWOP simulations predict more than a
100% increase in on-current (compared to DD simulations). The increase is about 21%
with HDWP, for inversion MOSFETs.
8.3 Mid-bandgap Metal Gate MOSFETs Revisited
In section 6.3, mid-bandgap metal gate n-MOSFETs were compared. It was found that
for halo doped MOSFETs with a channel length of 30 nm, accumulation MOSFETs had a
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HD, with parameter fit
DD
Figure 50: Absolute electron velocity vs. lateral position for a mid-bandgap metal
gate accumulation n-MOSFET (from 2-D simulations), 1 nm below the Si − SiO2 inter-
face; L = 30 nm, tox =15 Å, yj = 12 nm, VGS = VDS = 1.0 V , NA =1x10
18 cm−3,
ND =1x10
17 cm−3, and yi = 20 nm. QM VT shift was included by means of a 70 mV
shift in the gate workfunction. The accumulation MOSFET is halo-doped with a peak halo
doping of 1x1019 cm−3, and a source/drain doping of 5x1019 cm−3. The surface-scattering
ratio in the Monte Carlo simulations is taken to be 0.85. In the legend, SPMC refers to
Single Particle MC simulation.
marginal advantage over inversion MOSFETs for hi-performance applications. The trans-
port model used to arrive at this result was hydro-dynamic, with default mobility model
parameters. However, it was seen in the previous section that HDWOP severely overesti-
mates on-current increase due to velocity overshoot. Thus, the comparison would have to be
repeated using a calibrated mobility model, using the HD transport model. Alternatively,
MC simulations can be used to perform the comparison.
MOSFETs with a channel length of 30 nm, and with halos, are simulated using HDWP,
and Monte Carlo simulations, Fig. 52. The simulations assume a gate workfunction of
4.70 eV, including a gate workfunction shift of 70 mV to account for quantum mechanical
centroid shift. The maximum allowable subthreshold swing is assumed to be 110 mV/dec.
It can be seen that once again HDWP simulations have less than a 5% error compared
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Figure 51: On-current vs. electron velocity for a mid-bandgap metal gate accumulation
n-MOSFET (from 2-D simulations); the source is at x = −15 nm. L = 30 nm, tox =15 Å,
yj = 12 nm, Vdd = 1.0 V , NA =1x10
18 cm−3, ND =1x1017 cm−3, and yi = 20 nm. QM VT
shift was included by means of a 70 mV shift in the gate workfunction. The accumulation
MOSFET is halo-doped with a peak halo doping of 1x1019 cm−3, and a source/drain doping
of 5x1019 cm−3. The surface-scattering ratio (s) in the MC simulation is taken to be 0.85.
to MC simulations. Accumulation MOSFETs are seen to have a 17% greater maximum
on-current compared to inversion MOSFETs. A second set of simulations is done using the
HDWP method with the van Dort model [87] to include quantum correction, Fig. 53. It
can be seen that the on-current advantage of accumulation MOSFETs increases from 17%
to 45% when quantum effects are included by means of the van Dort method. The increase
in advantage is because accumulation MOSFETs have a lower vertical field resulting in a
lower QM VT shift compared to inversion MOSFETs.
8.4 Summary
• Drift-diffusion simulations do not include non-local effects, and thus cannot be ap-
plied to MOSFETs with channel lengths less than a few hundred nanometres. HD
simulations need to be used to include non-local effects. However, there are a number
of ways of implementing the HD models. In the literature, there is no clear consensus
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as to which HD method is most effective to accurately simulate non-local effects.
• MC simulations give reference data in the absence of experimental data. HD mobility
model parameters can be calibrated to give the same output as MC simulations. HD
simulations with calibrated mobility model parameters give on-currents within 6% of
the MC simulation output, with huge savings in computation time.
• For 30 nm MOSFETs with halos, with Vdd = 1.0 V and a 1 nm gate oxide thickness,
accumulation MOSFETs have a 25% greater on-current compared to inversion MOS-
FETs (for the same off-current). Also, the maximum achievable on-current is 45%
greater with accumulation MOSFETs (for S < 110 mV/dec).
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symbols: Monte Carlo data
lines: HDWP simulations
Figure 52: Off-current vs. on-current for mid-bandgap metal gate n-MOSFETs; L =
30 nm, tox =10 Å, yj = 12 nm, and Vdd = 1.0 V . The MOSFETs are halo-doped with a
peak halo doping of 1x1019 cm−3, and a source/drain doping of 5x1019 cm−3. The maximum
subthreshold swing is taken to be 110 mV/dec. Quantum mechanical VT shift is included
by means of a 70 mV shift in the gate workfunction.
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Figure 53: Off-current vs. on-current for mid-bandgap metal gate n-MOSFETs (from
HDWP simulations); L = 30 nm, tox =10 Å, yj = 12 nm, and Vdd = 1.0 V . The MOSFETs
are halo-doped with a peak halo doping of 1x1019 cm−3, and a source/drain doping of
5x1019 cm−3. The maximum subthreshold swing is taken to be 110 mV/dec. Quantum





MOSFET scaling is one of the main drivers of silicon technology - in addition to gains in
increased functionality per unit area, and speed, there is also a reduction in the amount
of dynamic power dissipated per cycle per device. But device scaling is limited by SCE
and related phenomena, and process limitations. Process variations cause the MOSFET
gate length to vary across the die, resulting in a 3σ value of about 10-30% of the gate
length. This results in MOSFETs with various channel lengths across the wafer, and the
MOSFET with the shortest length (say, LG=Lnom − 3σ) will have the worst off-current.
The nominal channel length MOSFET will have to be designed such that the worst case
device (i.e. LG=Lnom − 3σ) has a leakage within one to two orders of magnitude of the
nominal device. This translates to a maximum VT reduction of 100-200 mV for the worst
case device compared to the nominal device (IOFF = I010
−VT /S).
Process variations also cause variations in oxide thickness, and dopant fluctuation effect,
but these effects have a far lesser impact on device scaling than channel length variation.
In case of SOI MOSFETs, variation in silicon film thickness may also limit device scaling
[102]. The MOSFET channel length limit depends on the particular application [103] and
the gate technology [104]. The different application areas defined by ITRS (Table 1) have
different off-current and VT requirements. This leads to different limits on the maximum
channel doping, and minimum oxide thickness for the various applications, leading to dif-
ferent minimum effective channel lengths (Lmin). Previous efforts on deriving scaling limits
have many short comings. Most previous works on determining the device scaling limit do
not consider application dependent limits [105], [106]. Frank [103] derived scaling limits
for bulk SCI MOSFETs for various applications, but considered tunable workfunction gates
only. The minimum channel length in [103] is mainly based on BTBT leakage considerations
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at the drain-channel region.
In this chapter, different bulk MOSFETs - accumulation, retrograde doped SCI (RD-
SCI), and uniformly doped SCI (UD-SCI) - will be considered while evaluating device scaling
limits. Different application areas as well as different gate technologies will be considered.
The scaling limits will be derived both from 2-D simulations and SCE models. Such an
effort clarifies the advantage of various device types, and gate technologies, for different
applications.
9.2 Minimum Channel Length Determination
Random variations in gate length (and hence effective channel length) is the limiting factor
in device scaling. The 3σ value of gate length is anywhere from 10-30% of the nominal
value. The device with the worst-case on-current is one with a gate length of Lnom + 3σ,
whereas the device with the worst-case off-current is one with a gate length of Lnom − 3σ.
Both the reduction in on-current and increase in off-current will have to be considered when
evaluating the nominal channel length for a given system. But for determining the minimum
channel length, only the increase in off-current needs to be considered; the increased off-
current will limit integration (i.e., the maximum number of devices on a die). The decreased
on-current among longer-channel devices does not limit integration; it limits the maximum
speed at which the system can operate, and this can be taken care of by tweaking Vdd, VT ,
and width of the devices.
There are a number of ways to determine the minimum channel length. Assuming
a maximum of one-order of magnitude off-current increase (when channel length reduces
from Lnom to Lnom− 3σ), the maximum VT shift is limited to 100 mV. This criterion is the
one that is directly related to limits imposed on device design by integration requirements
and process limits. Other criteria that can be used to quantify the minimum channel
length are maximum allowable DIBL (usually less than 100 mV/V), maximum allowable
subthreshold swing (usually less than 120 mV/dec), and maximum allowable VT shift from
the long-channel value. Note that these criteria are imposed on the nominal channel length
device and are an indirect measure of the impact of integration requirements and process
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limitations on device design.
Both 2-D simulations (with drift-diffusion transport), and SCE models are used to
derive the minimum channel length. RD-SCI and accumulation devices are assumed to
have a channel depth of 10 nm. For accumulation FETs, it is seen from Fig. 25 that for
yi > 15 nm, the SCE limit is not satisfied for most channel doping. In case of RD-SCI
FETs too, having a channel depth greater than about 15 nm will lead to a higher SCE. The
RD-SCI FET is assumed to have a low-doped tub (with a doping of 1x1017 cm−3 or less).
From Fig. 24 it can be seen that a high ND results in high process sensitivity, and thus
dVT /dyi limits the maximum allowable ND. Accumulation MOSFETs are assumed to have
a maximum allowable channel doping (ND) of 5x10
18 cm−3. All devices are assumed to
have a source/drain junction depth of 12 nm with a 5x1020 cm−3 doping. Poly-gate devices
are assumed to have a poly-depletion of 0.2 nm [50]. The supply voltage is taken to be 1 V
for all applications. All channel length values reported are effective values.
The following procedure is followed to obtain the minimum channel length.
• Based on BTBT leakage requirements at the drain-substrate region, the maximum
allowable substrate doping is determined. BTBT leakage current is limited to 50%
of the allowable subthreshold leakage current. In UD-SCI devices, BTBT leakage is
assumed to occur over a 10 nm length, independent of channel length. In accumu-
lation and RD-SCI devices, BTBT leakage is assumed to occur over a 2 nm length,
independent of channel length, Fig. 54.
• The minimum allowable oxide thickness ( tox|min) would need to be calculated based
on the allowable gate leakage current (Igate). Assuming that hi-K dielectrics are
possible in the future, the oxide thickness is assumed to be 10 Å for HiP and LOP
applications. For LSTP applications using inversion devices, it is assumed to be 23 Å.
For LSTP applications using accumulation MOSFETs, tox|min is calculated using the
gate-channel tunneling current model (Appendix E), by making Igate < 0.1Isub.
• The gate workfunction is fixed to 4.63 eV for mid-bandgap metal gate FETs, to
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4.19 eV for poly-gate inversion n-FETs, and to 5.19 eV for poly-gate accumulation n-
FETs. In case of tunable workfunction metal gates, the gate workfunction is assumed
to be able to take on any value between 4 eV to 5.3 eV.
• The device with the highest substrate doping (NA) results in the lowest Lmin. So,
in case of tunable workfunction gates, all devices are assumed to have the highest
allowable NA.
• A device with the highest allowable NA may not meet the VT criterion. In case the
VT has to be increased, either L can be increased, or tox can be increased. In case VT
has to be decreased, NA can be decreased or if the device is an accumulation FET,
ND (tub-doping) can be increased.
• Using 2-D numerical simulations, the minimum channel length that meets the SCE
requirement (S < 110 mV/dec) is determined. The search can be done by a binary
search.
• Using SCE models, the minimum channel length can be computed much faster than
using 2-D simulations. From Fig. 7 it can be seen that VT rolloff follows a universal
curve. This curve shows that to achieve a VT rolloff of less than 120 mV, Lλeq1 needs
to be less than π. At this point, a 30% reduction in channel length results in about
a 100 mV reduction in VT . Thus, for ∆VT < 120 mV , and ∆VT (30%δL) < 100mV ,
Lmin = π/λeq1 . VT for the device with L = Lmin is simply VTlong − 0.12 V . λeq1
can be determined analytically from (10), and is a function of the minimum channel
depletion depth, source/drain junction depth, and oxide thickness.
Using the BTBT leakage model described in section 7.2, the maximum allowable NA
is determined, Fig. 55. Tables 14-19 show the minimum channel lengths determined from
both 2-D numerical simulations, and SCE models, for various gate technologies and appli-
cations. Table 20 shows Lmin computed from both models and simulations. It can be seen
that for tunable workfunction gates, inversion devices are always better than accumulation
devices. For mid-bandgap metal gates, accumulation MOSFETs have a lower Lmin than
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Figure 54: BTBT leakage - the hatched area shows the BTBT leakage region: (a) UD-
SCI MOSFET showing BTBT leakage over a 10 nm length; (b) accumulation and RD-SCI
MOSFETs showing BTBT leakage over a 2 nm length.




























HiP 0.5µA/µm   8.0x1018  9.3x1018 cm-3
LOP 0.5nA/µm  3.3x1018  5x1018   cm-3
LSTP 1.0pA/µm 6.1x1017  9x1017  cm-3
ISUB      UD-SCI FET  SCA FET  
            max. NA      max. NA
Figure 55: Maximum allowable substrate doping (NA|max) determined by BTBT leakage;
NA|max for RD-SCI FETs is the same as that for accumulation FETs.
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Table 14: Minimum channel length for bulk accumulation MOSFETs for various gate
technologies, and applications (from 2-D simulations). The maximum subthreshold swing
is limited to 110 mV/dec. The channel depth (yi) is assumed to be 10 nm. “Tun” refers to
tunable workfunction metal gate.
application gate WF IOFF VT S NA ND tox Lmin
(eV) (nA/µm) (V) (mV/dec) (cm−3) (cm−3) (Å) (nm)
HiP 4.63 300 0.05 110 2.7x1018 5x1018 10 34
LOP 4.63 2.0 0.30 112 5x1018 1x1017 10 25
LSTP 4.63 0.002 0.48 84 9x1017 1x1017 23 62
HiP Tun 300 0.05 110 9x1018 1x1017 10 22
LOP Tun 1.0 0.30 110 5x1018 1x1017 10 25
LSTP Tun 0.001 0.50 110 9x1017 1x1017 23 43
HiP 5.19 600 0.02 110 1x1017 5x1018 12 80
LOP 5.19 2.0 0.31 110 7x1017 5x1018 12 53
LSTP 5.19 0.0008 0.71 111 9x1017 1x1017 12 40
inversion MOSFETs for HiP and LOP applications. For poly-gate applications, accumula-
tion MOSFETs show better performance for LSTP applications. These Lmin advantages
mirror the findings on accumulation MOSFET performance advantage in chapters VI-VIII.
9.3 Summary
The minimum effective channel length, Lmin, has been derived for different gate technolo-
gies and applications. BTBT leakage at the drain-substrate region limits the maximum
allowable NA. Gate tunneling leakage limits the minimum allowable oxide thickness. Based
on physical models, the maximum allowable NA, and the minimum allowable tox have been
quantified for various applications, and device types. Using SCE models, Lmin is found to
be π/λeq1 . Lmin found using the models agrees well with that found using 2-D simulations.
Accumulation MOSFETs show a lower Lmin than inversion MOSFETs for three applica-
tions: mid-bandgap metal gate HiP, mid-bandgap metal gate LOP, and poly-gate LSTP
applications.
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Table 15: Minimum channel length for bulk RD-SCI MOSFETs for various gate technolo-
gies, and applications (from 2-D simulations). The maximum subthreshold swing is limited
to 110 mV/dec. The channel depth (yi) is assumed to be 10 nm. “Tun” refers to tunable
workfunction metal gate.
application gate WF IOFF VT S NA ND tox Lmin
(eV) (nA/µm) (V) (mV/dec) (cm−3) (cm−3) (Å) (nm)
HiP 4.63 500 0.05 202 1x1016 1x1016 10 100
LOP 4.63 2.0 0.30 112 4.5x1018 1x1017 10 28
LSTP 4.63 0.002 0.51 84 9x1017 1x1017 23 60
HiP Tun 300 0.05 110 9x1018 1x1017 10 21
LOP Tun 1.0 0.30 110 5x1018 1x1017 10 24
LSTP Tun 0.001 0.50 110 9x1017 1x1017 23 42
HiP 4.19 300 0.04 88 9x1018 1x1017 14 28
LOP 4.19 2.0 0.21 83 5x1018 1x1017 18 50
LSTP 4.19 0.001 0.50 110 9x1017 1x1017 67 82
Table 16: Minimum channel length for bulk UD-SCI MOSFETs for various gate technolo-
gies, and applications (from 2-D simulations). The maximum subthreshold swing is limited
to 110 mV/dec. “Tun” refers to tunable workfunction metal gate.
application gate WF IOFF VT S NA tox Lmin
(eV) (nA/µm) (V) (mV/dec) (cm−3) (Å) (nm)
HiP 4.63 500 0.05 202 1x1016 10 100
LOP 4.63 2.0 0.32 110 9x1017 10 36
LSTP 4.63 0.002 0.48 85 6x1017 23 60
HiP Tun 500 0.05 110 8x1018 12 16
LOP Tun 1.0 0.30 110 3x1018 12 23
LSTP Tun 0.001 0.50 110 6x1017 23 42
HiP 4.19 500 0.05 104 6x1018 12 20
LOP 4.19 1.0 0.30 110 3x1018 25 33
LSTP 4.19 0.001 0.52 108 6x1017 70 86
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Table 17: Minimum channel length for bulk accumulation MOSFETs for various gate
technologies, and applications (from SCE models). The maximum VT rolloff is limited to
120 mV. “Tun” refers to tunable workfunction metal gate.
application gate WF VT NA ND yi tox Lmin
(eV) (V) (cm−3) (cm−3) (nm) (Å) (nm)
HiP 4.63 0.05 2.7x1018 5x1018 10 10 36
LOP 4.63 0.30 5x1018 1x1017 10 10 26
LSTP 4.63 0.50 9x1017 1x1017 10 39 74
HiP Tun 0.05 9x1018 1x1017 10 10 23
LOP Tun 0.30 5x1018 1x1017 10 10 26
LSTP Tun 0.50 9x1017 1x1017 10 23 62
HiP 5.19 0.07 1x1017 5x1018 10 12 130
LOP 5.19 0.31 4x1017 5x1018 10 12 74
LSTP 5.19 0.73 9x1017 1x1017 10 12 48
Table 18: Minimum channel length for bulk RD-SCI MOSFETs for various gate technolo-
gies, and applications (from SCE models). The maximum VT rolloff is limited to 120 mV.
“Tun” refers to tunable workfunction metal gate.
application gate WF VT NA ND yi tox Lmin
(eV) (V) (cm−3) (cm−3) (nm) (Å) (nm)
HiP 4.63 0.05 5x1016 5x1016 10 10 157
LOP 4.63 0.30 2.5x1018 1x1017 10 10 32
LSTP 4.63 0.50 9x1017 1x1017 10 33 67
HiP Tun 0.05 9x1018 1x1017 10 10 23
LOP Tun 0.30 5x1018 1x1017 10 10 26
LSTP Tun 0.50 9x1017 1x1017 10 23 62
HiP 4.19 0.05 9x1018 1x1017 10 14 26
LOP 4.19 0.30 5x1018 1x1017 10 28 38
LSTP 4.19 0.50 9x1017 1x1017 10 70 105
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Table 19: Minimum channel length for bulk UD-SCI MOSFETs for various gate technolo-
gies, and applications (from SCE models). The maximum VT rolloff is limited to 120 mV.
“Tun” refers to tunable workfunction metal gate.
application gate WF VT NA tox Lmin
(eV) (V) (cm−3) (Å) (nm)
HiP 4.63 0.05 5x1016 10 157
LOP 4.63 0.30 1.5x1018 10 36
LSTP 4.63 0.50 6x1017 33 76
HiP Tun 0.05 8x1018 10 20
LOP Tun 0.30 3x1018 10 27
LSTP Tun 0.50 6x1017 23 70
HiP 4.19 0.05 3.5x1018 12 28
LOP 4.19 0.30 3x1018 21 38
LSTP 4.19 0.50 6x1017 70 119
Table 20: Minimum channel length for various FET types, gate technologies, and ap-
plications - comparison between 2-D simulations and models. In the 2-D simulations, the
maximum subthreshold swing is limited to 110 mV/dec. In the models, the maximum VT
rolloff is limited to 120 mV. The channel depth (yi) is assumed to be 10 nm for accumulation
and RD-SCI MOSFETs. All channel length values are in nanometres.
Gate Ioff Vt Accum. FET RD-SCI FET UD-SCI FET
type (nA/um) (V) Sim. Models Sim. Models Sim. Models
mid HiP 500 0.05 34 36 >100 157 >100 157
band LOP 1 0.3 25 26 28 32 36 36
gap LSTP 0.001 0.5 62 74 60 67 60 76
tunable HiP 500 0.05 22 23 21 23 16 20
metal LOP 1 0.3 25 26 24 26 23 27
gate LSTP 0.001 0.5 43 62 42 62 42 70
poly HiP 500 0.05 80 130 28 26 20 28
gate LOP 1 0.3 53 74 50 38 33 38




The primary objective of the current research has been to comprehensively compare accu-
mulation and inversion bulk FETs, and find application areas where each is superior. To
provide clear physical insight, physically based models for short channel effect (SCE) and
related phenomena were derived. Both SCE models and 2-D numerical simulations are used
to perform the comparison, and to project the minimum channel length (Lmin).
• Threshold voltage models were derived that can accurately predict the impact of
source/drain junction depth. A junction depth dependent characteristic length was
derived that can be used to rapidly assess the impact of junction depth scaling on VT .
• It was shown that existing theory does not correctly model long-channel VT of ac-
cumulation MOSFETs. A simple modification was proposed that is accurate over a
wide range of channel depths and doping.
• Subthreshold swing (S) rollup is modeled using the volume inversion approach. Using
the models for VT and S, a subthreshold conduction model is derived based on the
Swanson-Meindl approach.
• A circuit simulation methodology is developed that can simulate both inversion and
accumulation FET inverter chains, and is found to be accurate over a wide range
of supply voltages. The simulation methodology can be used for rapid technology
optimization, and performance prediction.
• Design guidelines for accumulation MOSFET design are proposed. Surface channel
operation is stressed; buried channel operation not only results in increased SCE, but
also high dopant fluctuation effects, and process sensitivity. Based on 2-D theory, the
SCA/BCA boundary is derived. It is shown that an SCA FET at long channel lengths
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can operate as a BCA FET at shorter channel lengths.
• A yi (tub-depth) vs. ND (tub-doping) design plane for accumulation MOSFETs is
introduced. At lower ND, the allowable design space is limited by VT rolloff require-
ments, whereas at higher ND, it is limited by process sensitivity requirements.
• The relative advantages of accumulation MOSFETs over inversion MOSFETs is found
to be gate-technology dependent, and also application dependent. Three different gate
technologies are considered while comparing accumulation and inversion MOSFETs:
tunable metal gate, mid-bandgap metal gate, and dual poly gate. Three different
application areas (as recommended by ITRS) are considered: hi performance (HiP),
low operating power (LOP), and low standby power (LSTP). The off-current and VT
requirements for the various applications are shown in Table 1.
• The accumulation FET has an increased depletion depth compared to a similarly
doped inversion FET. For long channel operation, this results in the Fermi-FET being
the device with the minimum subthreshold swing. For short channel operation, this
results in increased SCE in accumulation FETs. Thus, for tunable workfunction gates,
inversion FETs have better SCE control than accumulation FETs.
• In case of mid-bandgap metal gate, accumulation FETs perform better than inversion
devices for HiP and LOP applications. Accumulation devices have a lower SCE, and
lower QM VT shift compared to inversion devices. Full-band Monte Carlo simulations
show that at Leff = 30 nm, the accumulation MOSFET can achieve a 30-40% better
on-current than an inversion MOSFET with a comparable SCE.
• In case of dual poly applications, accumulation MOSFETs perform better than inver-
sion MOSFETs for LSTP applications; because of a higher tunneling barrier, accumu-
lation n-MOSFETs have orders of magnitude lower gate tunneling current compared
to inversion n-MOSFETs. Thus, accumulation n-FETs can use a thinner oxide, and
thereby achieve better performance than inversion n-MOSFETs. Also, BTBT leak-
age at the drain-substrate junction is much lower in case of accumulation MOSFETs.
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This results in a higher allowable substrate doping, and thus better SCE control.
• Lmin for accumulation and inversion MOSFETs was projected using both SCE models
and 2-D simulations. For HiP applications with mid-bandgap metal gate, accumula-
tion FETs provide more than four generations of further scaling compared to inversion
FETs. The corresponding numbers for LOP with mid-bandgap gate, and LSTP with
poly gate are one-half generation, and two generations respectively.
10.1 Future Work Recommendations
• This work did not include compact modeling of SCE in halo-doped MOSFETs. Halo-
doped MOSFETs are widely used for better control of SCE, and thus need to be
modeled accurately. Existing VT models for halo-FETs are either parameter fit [61], or
quasi-physical [58]; none of the existing models can predict the impact of source/drain
junction depth on VT .
• SOI structures were not considered in this work. The results presented in this work
are equally applicable to partially depleted (PD) SOI structures. Fully depleted (FD)
SOI accumulation FETs need to be compared with FD-SOI inversion MOSFETs for
possible advantages.
• Accumulation MOSFETs have a higher gm (transconductance), and thus perform
better than inversion MOSFETs for many analog applications. This needs to be more
thoroughly explored by actual circuit simulations.
• Accumulation MOSFETs have a lower 1/f noise compared to inversion MOSFETs.




THRESHOLD VOLTAGE MODEL FOR DEVICES WITH
A DEEP TUB OR HIGH SCE
In Chapter 2, VT rolloff is derived by assuming a single term solution for φ(x, y). The
single term solution approximation for deriving a compact model for VT rolloff works well
only when ∆VT < 200 mV . To accurately model high SCE devices, two additional factors
need to be considered: a multiple term solution would have to be used for evaluating the
2-D potential (since the higher order terms become comparable to the first term in the
expansion for φ(x, y)), and subthreshold current is no more determined by just the carrier
concentration at the minimum potential point.
While deriving the long channel VT of accumulation MOSFETs in section 2.2.2, it was
assumed that VT is determined by the minimum potential point. In reality, as the tub-depth
increases in an accumulation MOSFET, the device tends to become buried channel type, and
the electrons spread somewhat uniformly in a 5-10 nm range around the minimum potential
point, Fig. 56. Thus, an integration of electron concentration in the depth direction would
be needed to accurately determine VT of accumulation devices with a deep tub. It can be
seen from Fig. 14 that as channel length is reduced with all other parameters remaining
constant, the inversion layer thickness increases even with the classical distribution (i.e.
without including the quantum centroid shift). Thus, for devices with very high SCE,
VT would have to be determined by integrating the electron concentration in the depth






xm is the x-coordinate of the minimum potential point, and φFn is the electron quasi-Fermi
level. It has been established from 2-D MEDICI simulations that the difference between the
electron quasi-Fermi level and the bulk Fermi level is about 15 mV for a moderately doped
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substrate (NA > 1x10
17 cm−3), for both high and low drain voltages. So φFn in (48) is taken
to be φF , the bulk Fermi level; as will be seen later, this approximation introduces little
error in the calculation of VT rolloff and DIBL. Let the right hand side of (48) be denoted by
Qi, the inversion areal charge density (IACD). The threshold voltage is determined as the
gate voltage at which Qi reaches a certain density, and thus the model is labeled constant
inversion areal charge density (CIACD) model. Let QTi be the threshold IACD. From
studying a handful of long-channel devices, QTi is determined to be 1.8x10
11 cm−2.
Fig. 57 shows threshold voltage vs. tub-doping for long channel MOSFETs. Only a
single term solution is used to calculate ψ(xm, y) in all the graphs shown in this appendix.
The CIACD model is seen to give a good match with 2-D simulations for a wide range of
tub-depth and tub-doping. From Fig. 11 it can be seen that the compact model starts
diverging from simulations for high yi, whereas the CIACD model is accurate even for high
yi. Fig. 58 shows the CIACD model vs. 2-D simulations for a short channel device. Also
shown is the point where ∆VT becomes greater than 200 mV, for NA =4x10
18 cm−3. The
CIACD model is able to predict VT rolloff accurately for devices with ∆VT as high as 400
mV. Fig. 59 shows threshold voltage vs. tub-depth for a short channel device, this time
on a VT − yi plane. Once again, the CIACD model works well for high SCE devices. The
compact model is clearly limited to devices with ∆VT < 200 mV . The disadvantage of
using the CIACD model is that it takes more time (5X-10X) than the compact model to
evaluate ∆VT . But the time taken by the CIACD model is still far less than the time taken
by a 2-D simulator to evaluate ∆VT .
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Figure 56: Carrier concentration in the middle of the channel in long channel accumu-
lation MOSFETs (from 2-D drift-diffusion simulations); L = 200 nm, VDS = 0.05 V ,
NA =1x10
18 cm−3, ND =1x1018 cm−3, and tox = 1 nm. The gate workfunction of the
devices are adjusted so that both devices have the same drain current of 2 µA/µm for


























Figure 57: Long channel VT of accumulation MOSFETs: CIACD model vs. simulations;
NA =1x10




























Figure 58: Short channel VT of accumulation MOSFETs: CIACD model vs. simulations;
L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 1.0 V , yi =10 nm, and gate workfunction is 4.63
eV.
5 10 15 20 25















Figure 59: Short channel VT of accumulation MOSFETs: CIACD model vs. simulations;
L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 1.0 V , NA =4x10
18 cm−3, ND =1x1018 cm−3,
and gate workfunction is 4.63 eV.
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APPENDIX B
MID-BAND METAL GATE MOSFETS
Additional comparisons between mid-band metal gate accumulation and inversion MOS-
FETs are provided in this appendix. Fig. 60 shows off-current vs. threshold voltage for
L = 30 nm n-MOSFETs. Both RD-SCI and UD-SCI MOSFETs are considered while
evaluating inversion FETs. For VT < 0.3 V , accumulation MOSFETs show a better per-
formance than inversion MOSFETs in terms of a better off-current for a given threshold
voltage. DIBL limits the minimum achievable VT of inversion n-MOSFETs to 0.3 V and
that of accumulation n-MOSFETs to 0.2 V. Fig. 61 shows off-current vs. threshold voltage
for L = 30 nm p-MOSFETs. Accumulation MOSFETs are seen to perform better than
inversion MOSFETs for VT < 0.45 V . DIBL limits the minimum achievable VT of inversion
p-MOSFETs to 0.4 V, and that of accumulation p-MOSFETs to 0.3 V.
Fig. 62 shows off-current vs. on-current for accumulation and inversion n-MOSFETs.
Poly-gate inversion MOSFETs are assumed to have a poly-doping of 5x1019 cm−3. Mid-
band metal gate accumulation MOSFETs are seen to have a better on-current (for a given
off-current) than either mid-band metal-gate or poly-gate inversion MOSFETs.
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Figure 60: Off-current vs. threshold voltage for n-MOSFETs (from 2-D classical DD
simulations). L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 1.0 V , and gate workfunction
is 4.63 eV. For accumulation MOSFETs, NA =4x10
18 cm−3, and yi = 10 nm. The DIBL
limit is taken to be 100 mV/V.


























Figure 61: Off-current vs. threshold voltage for p-MOSFETs (from 2-D classical DD
simulations). L = 30 nm, tox =10 Å, yj = 12 nm, Vdd = 1.0 V , and gate workfunction
is 4.63 eV. For accumulation MOSFETs, NA =4x10
18 cm−3, and yi = 10 nm. The DIBL
limit is taken to be 150 mV/V.
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Figure 62: Off-current vs. on-current for n-MOSFETs (from 2-D DD simulations including
QM VT shift); L = 30 nm, tox =10 Å, yj = 12 nm, and Vdd = 1.0 V ; the gate workfunction is
4.63 eV for mid-band metal gate MOSFETs, and 4.19 eV for poly gate inversion MOSFETs.
For accumulation MOSFETs, NA =4x10
18 cm−3, and yi = 10 nm. Symbols indicate data
points and lines indicate best fit. The DIBL limit is taken to be 100 mV/V.
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APPENDIX C
QUANTUM CORRECTION FOR VT IN SIMULATIONS
Device simulators provide the user with a variety of options to include quantum mechanical
(QM) VT shift in simulations. These include 1-D Schrödinger-Poisson solution coupled to
2-D Poisson solution, the density gradient method, and the van Dort method [87]. The 1-D
Schrödinger solution is the most accurate among the three. But simulations using it tend
to be slow, and often lead to convergence problems. The van Dort method is less physical,
but leads to fast convergence. The density gradient method is numerically robust but needs
a lot of calibration effort for the mobility and recombination-generation models.
In this work, van Dort correction is used to include QM effects. Fig. 63 shows a
comparison of on-current output from van-Dort and 1-D Schrödinger solutions. It can be
seen that the two agree over a wide range of on-current. This confirms that van Dort method
is an accurate way of including quantum mechanical VT shift in 2-D device simulations.
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Figure 63: Comparison of on-current from 1-D Schrödinger and van Dort methods. The
devices are inversion type, and have various channel and substrate doping. Symbols indicate
data points, and the dashed line is the “x = y” line. L = 45 nm, tox = 15 Å, yj = 12 nm,




Halo-doped devices used in this work use analytical formulae to generate the halo profiles.
Source and drain halos are symmetrical, and are generated by a product of two Gaussian
functions [107]. Suppose (xp, yp) is the co-ordinate of the peak halo doping, Fig. 64. Let
Np be the peak halo doping. Then the drain-halo is generated by











The origin of the co-ordinate system is assumed to be in the middle of the channel, at the
Si − SiO2 interface. For the 30 nm channel length MOSFETs considered in chapter VIII,
the halo parameters are as follows: xp = Leff/2 + 5, yp = 22, Np = 1x10
19 cm−3, σx = 4,
and σy = 3.4. x, y, and σ values are in nanometres.
Figure 64: Halo-doping at the drain-end of a MOSFET. Two 1-D Gaussian functions are




The gate tunneling model from [92] is used in this work. The model is physically based
and uses no fitting parameters. The model can be easily modified to include accumulation
devices. The gate tunneling current density is calculated by multiplying the electron density
and the tunneling probability at the Si − SiO2 interface [92]. Since the potential profiles
of accumulation and inversion devices are different, the tunneling probabilities too are








where γ is 4πtox
√
2mox/h. EB is the barrier height, and Ex is the electron energy. tox is
the physical oxide thickness, and mox = 0.32m0 is the effective electron mass in the oxide.







Vox is the voltage drop across the oxide layer, and it is positive when the field points into
the oxide (looking from the top of the Si − SiO2 interface). When the field points out of
the oxide, electrons no longer experience an attractive force towards the Si−SiO2 interface,
and Vox is then negative.

























m∗ = 0.19m0 is the electron transverse mass
φS is the surface potential
φF is the Fermi level in the bulk
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EG is the Si bandgap energy
k is Boltzmann’s constant
T is the temperature in oK
In case of buried channel MOSFETs, the barrier for gate-channel electron tunneling is
higher compared to inversion devices, Figs. 65 and 66; this results in orders or magnitude
lower gate tunneling current in BCA FETs.
Figure 65: Band-diagram for an inversion device in moderate-inversion regime.
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The simulator DESSIS is used for all hydro-dynamic simulations reported in this work. In
DESSIS [67], the set of equations solved for electrons in the hydro-dynamic approach is
~Jn = µn
(

























SL = −κL∇TL (56)
where κ̂n =
k2B
q nµnTn. Tn is the electron temperature, EC is the conduction band energy,
n is the electron concentration, and mE is the effective electron mass. rn, f
td
n , and f
hf
n are
the energy flux, thermal diffusion, and heat flux parameters respectively. They are fixed at
the default values of 0.6, 0 and 1 respectively, which correspond to Stratton’s [108] energy
balance formulation. A similar set of equations can be formulated for holes.
To fit HD simulation output to Monte Carlo (MC) data, the parameters mentioned
above can be varied; or the electron (or hole) relaxation time can be varied; or the mobility
model parameters related to surface roughness mobility can be varied. Varying the HD
model parameters does not give a satisfactory match with MC data. Varying the electron
relaxation time is not physical [94]. So, the best option is to vary surface roughness mobility
parameters to achieve a fit with MC data.
Surface roughness mobility is modeled by using the Darwish mobility model [101]. The
























The contributions from µac and µsr are combined with the contribution from bulk mobility


















In the above equations, F⊥ is the vertical field. The normal electric field can be damped by







The various parameters are calibrated and their values are shown in Table 21 for a 1 nm
gate oxide thickness.
Table 21: Darwish model parameters for electrons in Silicon.
parameter accumulation inversion units
FET FET
B 1.97x107 (2 + (NA/10
17 − 4)x0.1)x107 cm/s
C 3.01x106 2.41x106 cm5/3/(V 2/3s)
N0 1 1 cm
−3
λ -0.168 -0.168 -
k 1 1 -
δ 3.5x1018 3.51018 cm2/(V s)
A 2.58 2.58 -
α⊥ 0 0 cm−3
N1 1 1 cm
−3
ν 0.0767 0.0767 -
η 5.82x1030 5.82x1030 V 2/(cm.s)
lcrit 10 10 nm
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